Carrier Board Design-in Training
Scope?
This course provides in-depth training on all carrier board-related design topics. The focus is on the design-in of COM-HPC and SMARC Computer-on-Modules.
Target Audience?
Carrier Board Hardware Design Engineers
Price
500 USD per person
When
Online
| May 19th - 22nd 2025 | (Monday – Friday, each from 9 am – 12 pm PST) | US |
| October 20th - 24th 2025 | (Monday – Friday, each from 9 am – 12 pm CET) | EMEA / APAC |
In-person
| October 14th - 15th 2025 | (Tuesday + Wednesday, each from 9 am – 5 pm CET) |
Agenda
- Introduction Carrier Board Design
- COM-HPC Update
- High-speed Standard PC Interfaces (e. g. PCIe, USB, Ethernet, Displays)
- Low-speed Standard PC Interfaces (e. g. eSPI, I²C, GPIOs)
- Power Management
- Design Basics & Carrier Board Component Selection
- PCB Design Rules
- Signal Integrity in Embedded Applications
- congatec x86 Firmware (e. g. Embedded BIOS and Board Controller Features)
- Carrier Board Design Verification Test and Mass Production Tester
- Cooling Concepts
- Design-In Support incl. Roadmap Update and TSC Services
Register for training
Learn more about Computer-on-Modules
Computer-on-Module-Standards
Aktuell tut sich viel im Markt der Computer-on-Modules. Für Low-Power SMARC Modules gibt es eine neue Spezifikationsversion: 2.1. Auch wirft der kommende High-End Embedded Computing Standard COM-HPC viele neue Fragen auf. Was müssen OEM und Systemdesigner deshalb heute wissen?
Download Technical Article
