





# CET6

## COM.0 Type 6 Evaluation Baseboard

Rev. A.0

### Content

Page 1	MAIN
Page 2	Block Diagram
Page 3	COM Express connector AB
Page 4	COM Express connector CD
Page 5	USB 3.0
Page 6	USB 2.0 / LAN
Page 7	PCI Express Clock
Page 8	PCI Express Slot 0..3
Page 9	PCI Express Slot 4..5 / PEG
Page 10	Express Card / Mini PCIe
Page 11	SATA / SDIO
Page 12	Digital Display Interface 1
Page 13	HDMI / Display Port 2
Page 14	HDMI / Display Port 3
Page 15	LVDS
Page 16	VGA
Page 17	HD Audio
Page 18	Super IO
Page 19	RS232 / Parallel Port
Page 20	SPI / I2C / Battery Support
Page 21	Battery / SPK / Feature / FAN
Page 22	ATX Power
Page 23	Postcode / 1.5 V / 3.3 V Standby
Page 24	Single Supply Power
Page 25	Revision History



### Variants


Base            Standard w/ SuperIO W83627-DHG-P

<Core Design>

Congatec AG  
Auwiesenstrasse 5  
D-94469 Deggendorf  
Germany



Title			
CET6 - COM Express Type 6 Evaluation Backplane			
Size B	Document Number	Created SRO	Rev A.0
	CET6SA0		
Date:	Thursday, December 01, 2011	Sheet 1	of 25




<Core Design>

Congatec AG  
 Auwiesenstrasse 5  
 D-94469 Deggendorf  
 Germany

congatec  
 the rhythm of embedded computing

Title			
Block Diagram			
Size	Document Number	Created	Rev
B	CET6SX0	SRO	X.0
Date:	Thursday, December 01, 2011	Sheet	2 of 25




**<Core Design>**

Congatec AG  
 Auwiesenstrasse 5  
 D-94469 Deggendorf  
 Germany

**Title**  
COM Express Type 6 AB connector

Size B	Document Number CET6SA0	Created SRO	Rev A.0
Date:	Wednesday, December 14, 2011	Sheet 3	of 25



<Core Design>

Congatec AG  
 Auwiesenstrasse 5  
 D-94469 Deggendorf  
 Germany


**congatec**  
 the rhythm of embedded computing

Title: COM Express Type 6 CD Connector


Size B	Document Number CET6SA0	Created SRO	Rev A.0
Date:	Monday, September 24, 2012	Sheet 4	of 25

# USB 3.0

Layout Note: Route USB 3.0 signals through D44, D45, D46, D47 in the following style



USB 3.0 spec. requires low ESR cap ( $\geq 120 \mu\text{F}$ ) directly connected to I/O connector



Layout note: Place D44, D45 close to X3 and X4

Layout note: Place D46, D47 close to X3 and X4





<Core Design>

Congatec AG  
 Aulwiesenstrasse 5  
 D-94469 Deggendorf  
 Germany







Title		USB 3.0	
Size	Document Number	Created	Rev
C	CET6350	SRO	A.0
Date:	Monday, September 24, 2012	Sheet	5 of 25

### USB 4 + 7




SRO, A.0:  
changed to SBY voltage  
to support wake on USB


### Gigabit LAN




set jumper 1-2 if LAN Controller is powered from standby voltage (default)  
set jumper 2-3 if LAN Controller is powered from S0 voltage

Layout note:  
GND void under magnetics


<b>&lt;Core Design&gt;</b> Congatec AG Auwiesenstrasse 5 D-94469 Deggendorf Germany		 the rhythm of embedded computing	
Title: USB 2.0, Gigabit Ethernet			
Size B	Document Number CET6SA0	Created SRO	Rev A.0
Date:	Monday, September 24, 2012	Sheet 6	of 25




<Core Design>

Congatec AG Auwiesenstrasse 5 D-94469 Deggendorf Germany		 the rhythm of embedded computing	
Title: PCI Express Clock Buffer			
Size B	Document Number CET6SA0	Created SRO	Rev A.0
Date:	Monday, September 24, 2012	Sheet 7	of 25


PCI Express SLOT 0 / Lane 0



PCI Express SLOT 1 / Lane 1




PCI Express SLOT 2 / Lane 3



7,9,10 SMBCLK\_PCIE <<> SMBCLK\_PCIE  
 7,9,10 SMBDAT\_PCIE <<> SMBDAT\_PCIE  
 3,9,10 PCIE\_WAKE# <<> PCIE\_WAKE#  
 7,9,10,12 PCIE\_RST# <<> PCIE\_RST#

PCI Express SLOT 3 / Lane 4



<Core Design>


Congatec AG  
 Auwiesenstrasse 5  
 D-94469 Deggendorf  
 Germany

Title: PCI Express Slot 0 .. 3


Size B	Document Number CET6SX0	Created SRO	Rev X.0
Date: Thursday, December 01, 2011	Sheet 8	of 25	




### PCI Express for Graphics (PEG)



### PCI Express SLOT 4 / Lane 6



### PCI Express SLOT 5 / Lane 7




<Core Design>


Congatec AG  
 Auwiesenstrasse 5  
 D-94469 Deggendorf  
 Germany

the rhythm of embedded computing


Title: PEG, PCIe 4.. 5

Size B	Document Number CET6SA0	Created SRO	Rev A.0
Date:	Monday, September 24, 2012	Sheet 9	of 25



<b>&lt;Core Design&gt;</b>			
Congatec AG Auwiesenstrasse 5 D-94469 Deggendorf Germany		 the rhythm of embedded computing	
Title: Express Card, Mini PCIe			
Size B	Document Number CET6SX0	Created SRO	Rev X.0
Date:	Thursday, December 01, 2011	Sheet 10	of 25






<Core Design>

Congatec AG  
 Auwiesenstrasse 5  
 D-94469 Geggendorf  
 Germany



Title			
Digital Display Interface 1			
Size B	Document Number	Created SRO	Rev X.0
	CET6SX0		
Date:	Monday, December 12, 2011	Sheet 12	of 25

# Digital Display Interface 2 to HDMI / DISPLAY PORT



NOTE: CAD (pin 39) internally pulled high when TMSD is selected CAD\_SINK propagated when DP is selected

connects PU only in TMSD mode

when using HDMI port:  
 jumper 1-2: I2C enabled (use with HDMI) (default)  
 jumper 2-3: I2C disabled (use with DVI adapter)

when using DP:  
 dont care about jumper setting

**<Core Design>**


Congatec AG  
 Auwiesenstrasse 5  
 D-94469 Deggendorf  
 Germany

**congatec**  
 the rhythm of embedded computing

Title: Digital Display Interface 2

Size B	Document Number CET6SA0	Created SRO	Rev A.0
Date:	Monday, September 24, 2012	Sheet 13	of 25

# Digital Display Interface 3 to HDMI / DISPLAY PORT




when using HDMI port:  
 jumper 1-2: I2C enabled (use with HDMI) (default)  
 jumper 2-3: I2C disabled (use with DVI adopter)


when using DP:  
 dont care about jumper setting

connects PU only  
 in TMDS mode



**<Core Design>**

<b>Congatec AG</b> Auwiesenstrasse 5 D-94469 Deggendorf Germany		 the rhythm of embedded computing	
Title: Digital Display Interface 3			
Size B	Document Number CET6SA0	Created SRO	Rev A.0
Date:	Monday, September 24, 2012	Sheet 14	of 25


set jumper 1-2 for 5 V LCD supply voltage (default)  
 set jumper 2-3 for 3.3 V LCD supply voltage




set jumper 1-2 for 12 V backlight voltage (default)  
 set jumper 2-3 for 5 V backlight voltage




set jumper 1-2 for non-inverted BKLT\_EN signal (default)  
 set jumper 2-3 for inverted BKLT\_EN signal



## LCD



## LCD / BKLT POWER




**Congatec AG**  
 Auwiesenstrasse 5  
 D-94469 Deggendorf  
 Germany

**congatec**  
 the rhythm of embedded computing

Title: LVDS

Size B	Document Number CET6SA0	Created SRO	Rev A.0
Date:	Monday, September 24, 2012	Sheet 15	of 25



changed SHLDGND to GND  
 at C207..C209, C211  
 C215 .. C217, C381, C382  
 to improve layout

<Core Design>


Congatec AG  
 Auwiesenstrasse 5  
 D-94469 Deggendorf  
 Germany



Title VGA			
Size B	Document Number CET6SX0	Created SRO	Rev X.0
Date:	Thursday, December 01, 2011	Sheet 16	of 25




### HD-Audio Codec




Tied at one point only near or under the codec


### Audio Power




### Rear Panel 7.1




### debug and HDA adapter



### S/PDIF



### Front Header




<Core Design>

comptec AG  
Auenstrasse 5  
D-94469 Deggendorf  
Germany


the rhythm of embedded computing

Title		HD Audio	
Size	Document Number	Created	Rev
C	CET6850	SRO	X.0
Date:	Monday, December 12, 2011	Sheet	17 of 25





Attention: U39, U40 shows UADM211E  
UADM213E has high-active EN (pin 24)  
and low-active SHDN# (pin 25)



P1	1	14	2	15	3	16	4	17	5	18	6	19
P2	1	2	3	4	5	6	7	8	9	10	11	12

P1	7	20	8	21	9	22	10	23	11	24	12	25	13
P2	13	14	15	16	17	18	19	20	21	22	23	24	25

for use with I/O cables (e.g. AK 664 from reichelt)

<Core Design>

Congatec AG  
Auwiesenstrasse 5  
D-94469 Deggendorf  
Germany


Title: RS-232, parallel port

Size B	Document Number CET6SA0	Created SRO	Rev A.0
Date:	Monday, September 24, 2012	Sheet 19	of 25






### Type detection




	Type10#	Type2#	Type1#	Type0#
Type 2 Rev 1.0:	12 V	N.C.	N.C.	N.C.
Type 2 Rev 2.0:	N.C.	N.C.	N.C.	N.C.
Type 6:	N.C.	GND	N.C.	N.C.

### Power Button





SRO, A.0: overvoltage protection:  
disables +12V at X72 at about 13.6V



### Disk Drive Power



### ATX Power



### VCC5V\_SBY\_ALW Oring



load resistors  
causing additional 200 mA  
load current at 5V\_ATX  
helping ATX PSU to turn on



<Core Design>

Congatec AG  
Auwiesenstrasse 5  
D-94469 Deggendorf  
Germany

Title: ATX Power, 5V Standby Always

Size B	Document Number CET6SA0	Created SRO	Rev A.0
Date:	Monday, September 24, 2012	Sheet 22	of 25

# Postcode Display



**<Core Design>**


Congatec AG  
 Auwiesenstrasse 5  
 D-94469 Deggendorf  
 Germany

**congatec**  
 the rhythm of embedded computing

Title: 1.5 V, 3.3 V Standby, Postcode

Size B	Document Number CET6SA0	Created SRO	Rev A.0
Date:	Thursday, December 01, 2011	Sheet 23	of 25

# Power In connectors - BANANA JACK



<Core Design>

Congatec AG  
 Auwiesenstrasse 5  
 D-94469 Deggendorf  
 Germany

congatec  
 the rhythm of embedded computing

Title: 3.3 V, 5 V

Size B	Document Number CET6SA0	Created SRO	Rev A.0
Date:	Monday, December 12, 2011	Sheet 24	of 25



# HISTORY


10.01.2011 SRO design created

19.08.2011 SRO

- page 3: set SUS\_S3# buffer to be populated
- page 4: swapped connection of DDI2\_AUX, DDI3\_AUX
- page 6: changed SHLDGND - GND connection
- page 7: exchanged UPI6C21200 by UICS9DB1233 (PCIe Gen. 3 compatible Clock Buffer)
- page 9: connected X12.B17, B31, B81 to B48, to enable PCIe RefClk also with x1, x4 and x16 cards
- page 11: exchanged SATA connectors
- page 13, 14: swapped connection of TMDS\_B\_CLK and TMDS\_C\_CLK at U29, U30,  
added circuitry to connect DDC-PU only in TMDS mode
- page 18: changed oscillator at Super I/O from 48 MHz to 24 MHz  
mirrored X42, X44 to be compatible to conga-adapPS2
- page 19: connected U39.24, U39.25, U40.24, U40.25 to VCC5V to enable RS232 Levelshifter  
swapped DTR and TXD signals at X47, X62 to maintain compatibility to conga-CEVAL
- page 20: added PU at SPI\_CS# to ensure stable level at SPI flash
- page 21: changed connection of X53.1 and X53.3 from 3.3V to 5V
- page 22: changed VCC5V\_SBY\_ALW Oring circuit  
added overvoltage protection circuit to Disk Drive Power Connector

General: changed connection of I/O connector's shield from SHLDGND to GND  
General: changed CLE150UC6E25 to CLE150UD6E15

<Core Design>

Congatec AG Auwiesenstrasse 5 D-94469 Deggendorf Germany		 <b>congatec</b> the rhythm of embedded computing	
Title History			
Size A4	Document Number CET6SX0	Created SRO	Rev X.0
Date:	Monday, December 12, 2011	Sheet 25	of 25