

COM Express™ conga-B7XD

Next Generation Intel® Xeon® and Pentium® SoCs

User's Guide

Revision 1.0



Copyright © 2017 congatec AG

TSDEm10.indd

1/66

Revision History

Revision	Date (yyyy.mm.dd)	Author	Changes
0.1	2017.05.19	AEM	Preliminary release
1.0	2018.04.10	AEM	 Changed the maximum turbo frequency of the Intel® Xeon® D-1529 SoC to "N.A" in table 4 "Feature Summary". Also deleted the Suspend to RAM and Intel AMT 10 power management features. Updated table 6 "Power Consumption Values" Corrected the number of PCle Gen 2 lanes the Intel® Xeon® D-1577 SoC supports Added section 5.1.4.1 "PCl Express Routing" Updated section 5.1.6 "I²C Bus" Corrected section 5.1.9 "General Purpose Serial Interface" Added sections 9 "System Resources" and 10 "BIOS Setup Description" Official release



Preface

This user's guide provides information about the components, features, connectors and BIOS Setup menus available on the conga-B7XD. It is one of three documents that should be referred to when designing a COM Express™ application. The other reference documents that should be used include the following:

COM Express™ Design Guide COM Express™ Specification

The links to these documents can be found on the congatec AG website at www.congatec.com

Disclaimer

The information contained within this user's guide, including but not limited to any product specification, is subject to change without notice.

congatec AG provides no warranty with regard to this user's guide or any other information contained herein and hereby expressly disclaims any implied warranties of merchantability or fitness for any particular purpose with regard to any of the foregoing. congatec AG assumes no liability for any damages incurred directly or indirectly from any technical or typographical errors or omissions contained herein or for discrepancies between the product and the user's guide. In no event shall congatec AG be liable for any incidental, consequential, special, or exemplary damages, whether based on tort, contract or otherwise, arising out of or in connection with this user's guide or any other information contained herein or the use thereof.

Intended Audience

This user's guide is intended for technically qualified personnel. It is not intended for general audiences.

Lead-Free Designs (RoHS)

All congatec AG designs are created from lead-free components and are completely RoHS compliant.



Electrostatic Sensitive Device



All congatec AG products are electrostatic sensitive devices. They are enclosed in static shielding bags, and shipped enclosed in secondary packaging (protective packaging). The secondary packaging does not provide electrostatic protection.

Do not remove the device from the static shielding bag or handle it, except at an electrostatic-free workstation. Also, do not ship or store electronic devices near strong electrostatic, electromagnetic, magnetic, or radioactive fields unless the device is contained within its original packaging. Be aware that failure to comply with these guidelines will void the congatec AG Limited Warranty.

Symbols

The following symbols are used in this user's guide:



Warning

Warnings indicate conditions that, if not observed, can cause personal injury.



Caution

Cautions warn the user about how to prevent damage to hardware or loss of data.



Notes call attention to important information that should be observed.

Copyright Notice

Copyright © 2017, congated AG. All rights reserved. All text, pictures and graphics are protected by copyrights. No copying is permitted without written permission from congated AG.

congatec AG has made every attempt to ensure that the information in this document is accurate yet the information contained within is supplied "as-is".



Trademarks

Product names, logos, brands, and other trademarks featured or referred to within this user's guide, or the congatec website, are the property of their respective trademark holders. These trademark holders are not affiliated with congatec AG, our products, or our website.

Warranty

congatec AG makes no representation, warranty or guaranty, express or implied regarding the products except its standard form of limited warranty ("Limited Warranty") per the terms and conditions of the congatec entity, which the product is delivered from. These terms and conditions can be downloaded from www.congatec.com. congatec AG may in its sole discretion modify its Limited Warranty at any time and from time to time.

The products may include software. Use of the software is subject to the terms and conditions set out in the respective owner's license agreements, which are available at www.congatec.com and/or upon request.

Beginning on the date of shipment to its direct customer and continuing for the published warranty period, congated AG represents that the products are new and warrants that each product failing to function properly under normal use, due to a defect in materials or workmanship or due to non conformance to the agreed upon specifications, will be repaired or exchanged, at congated's option and expense.

Customer will obtain a Return Material Authorization ("RMA") number from congatec AG prior to returning the non conforming product freight prepaid. congatec AG will pay for transporting the repaired or exchanged product to the customer.

Repaired, replaced or exchanged product will be warranted for the repair warranty period in effect as of the date the repaired, exchanged or replaced product is shipped by congatec, or the remainder of the original warranty, whichever is longer. This Limited Warranty extends to congatec's direct customer only and is not assignable or transferable.

Except as set forth in writing in the Limited Warranty, congatec makes no performance representations, warranties, or guarantees, either express or implied, oral or written, with respect to the products, including without limitation any implied warranty (a) of merchantability, (b) of fitness for a particular purpose, or (c) arising from course of performance, course of dealing, or usage of trade.

congatec AG shall in no event be liable to the end user for collateral or consequential damages of any kind. congatec shall not otherwise be liable for loss, damage or expense directly or indirectly arising from the use of the product or from any other cause. The sole and exclusive remedy against congatec, whether a claim sound in contract, warranty, tort or any other legal theory, shall be repair or replacement of the product only.



Certification

congatec AG is certified to DIN EN ISO 9001 standard.



Technical Support

congatec AG technicians and engineers are committed to providing the best possible technical support for our customers so that our products can be easily used and implemented. We request that you first visit our website at www.congatec.com for the latest documentation, utilities and drivers, which have been made available to assist you. If you still require assistance after visiting our website then contact our technical support department by email at support@congatec.com

Terminology

Term	Description
GB	Gigabyte
GHz	Gigahertz
kB	Kilobyte
MB	Megabyte
Mbit	Megabit
Gbps	Gigabit per second
Mbps	Megabit per second
MTps	Megatransfer per second
kHz	Kilohertz
MHz	Megahertz
TDP	Thermal Design Power
PCle	PCI Express
SATA	Serial ATA
PEG	PCI Express Graphics
PCH	Platform Controller Hub
SM	System Management
ВМС	Baseboard Management Controller
N.C	Not connected
N.A	Not available
TBD	To be determined



Contents

1	Introduction	10	6.1	congatec Board Controller (cBC)	
			6.1.1	Board Information	31
2	Specifications	13	6.1.2	General Purpose Input/Output	31
2.1	Feature List	13	6.1.3	Watchdog	
2.2	Supported Operating Systems		6.1.4	I ² C Bus	
2.3	Mechanical Dimensions		6.1.5	Power Loss Control	32
2.4	Supply Voltage Standard Power		6.1.6	Fan Control	
2.4.1	Electrical Characteristics		6.2	OEM BIOS Customization	32
2.4.2	Rise Time		6.2.1	OEM Default Settings	32
2.5	Power Consumption		6.2.2	OEM Boot Logo	33
2.6	Supply Voltage Battery Power		6.2.3	OEM POST Logo	33
2.7	Environmental Specifications		6.2.4	OEM BIOS Code/Data	33
	·		6.2.5	OEM DXE Driver	33
3	Block Diagram	19	6.3	congatec Battery Management Interface	33
1	Caaliaa Calutiaaa	20	6.4	API Support (CGOS)	34
4	Cooling Solutions		6.5	Security Features	
4.1	CSA Dimensions	21	6.6	Suspend to Ram	34
4.2	Heatspreader	22	7	conga Tech Notes	35
5	Connector Rows	23	7.1	Intel® Broadwell-DE Features	35
5.1	Primary and Secondary Connector Rows	23	7.1.1	AHCI	
5.1.1	Serial ATA™ (SATA)		7.1.2	Intel® Turbo Boost Technology	
5.1.2	USB Interface	24	7.1.3	Adaptive Thermal Monitor and Catastrophic Thermal Protec	
5.1.3	Gigabit Ethernet	24		36	
5.1.4	PCI Express TM	25	7.1.4	Processor Performance Control	36
5.1.4.1	PCI Express Routing	25	7.1.5	Intel® 64 Architecture	37
5.1.5	LPC Bus	26	7.1.6	Intel® Virtualization Technology	38
5.1.6	I ² C Bus	26	7.2	ACPI Suspend Modes and Resume Events	38
5.1.7	SPI Bus	26	7.3	DDR4 Memory	
5.1.8	SMBus		8	Signal Descriptions and Pinout Tables	40
5.1.9	General Purpose Serial Interface	27			
5.1.10	GPIOs		8.1	A-B Connector Signal Descriptions	
5.1.11	Power Control	27	8.2	A-B Connector Pinout	
5.1.12	Power Management	30	8.3	C-D Connector Pinout	
6	Additional Features	31	8.4	Boot Strap Signals	58

9	System Resources	59
9.1	I/O Address Assignment	
9.1.1 9.1.2	LPC Buscongatec Board Controller I/O Range	
9.1.3	ASPEED Microcontroller I/O Range	60
9.2 9.3	PCI Configuration Space MapI ² C Bus	
9.4	SM Bus	63
10	BIOS Setup Description	64
10.1 10.2	Navigating the BIOS Setup MenuBIOS Versions	
10.3	Updating the BIOS	64
10.4	Supported Flash Devices	
11	Industry Specifications	66



List of Tables

Table 1	COM Express™ 3.0 Pinout Types	10
Table 2	conga-B7XD Commercial Variants	
Table 3	conga-B7XD Industrial Variants	12
Table 4	Feature Summary	13
Table 5	Measurement Description	17
Table 6	Power Consumption Values	17
Table 7	CMOS Battery Power Consumption	18
Table 8	Supported Interfaces on Rows A-B and C-D	23
Table 9	SATA Features	23
Table 10	USB Features	24
Table 11	Gigabit Ethernet Features	24
Table 12	PCI Express Features	25
Table 13	Wake Events	38
Table 14	Terminology Descriptions	40
Table 15	Gigabit Ethernet Signal Descriptions	41
Table 16	NC-SI Signal Descriptions	41
Table 17	10 Gigabit Ethernet Signal Descriptions	42
Table 18	SATA Signal Descriptions	
Table 19	PCI Express Signal Descriptions (general purpose)	44
Table 20	USB 2. 0 Signal Descriptions	47
Table 21	USB 3.0 Signal Descriptions	47
Table 22	LPC/eSPI Signal Descriptions	48
Table 23	SPI BIOS Flash Interface Signal Descriptions	48
Table 24	General Purpose Serial Interface Signal Descriptions	49
Table 25	I2C Signal Descriptions	49
Table 26	Miscellaneous Signal Descriptions	49
Table 27	Power and System Management Signal Descriptions	50
Table 28	Rapid Shutdown Signal Descriptions	
Table 29	Thermal Protection Signal Descriptions	51
Table 30	SMBus Signal Description	
Table 31	SDIO / General Purpose I/O Signal Descriptions	
Table 32	Power and GND Signal Descriptions	
Table 33	Module Type Definition Signal Description	53
Table 34	Connector A-B Pinout	54
Table 35	Connector C-D Pinout	56
Table 36	Boot Strap Signal Descriptions	58
Table 37	SoC I/O Range	59

Table 38	PCI Configuration Space Map	60
	References	

1 Introduction

COM Express™ Concept

COM ExpressTM is an open industry standard defined specifically for COMs (computer on modules). Its creation makes it possible to smoothly transition from legacy interfaces to the newest technologies available today. COM ExpressTM modules are available in following form factors:

Mini 84 mm x 55 mm
 Compact 95 mm x 95 mm
 Basic 125 mm x 95 mm
 Extended 155 mm x110 mm

Table 1 COM Express™ 3.0 Pinout Types

Types	Connector Rows	PCIe Lanes	PCI	IDE	SATA Ports	LAN ports	USB 2.0/ USB 3.0	Display Interfaces
Type 1	A-B	Up to 6		-	4	1	8/0	VGA, LVDS
Туре 2	A-B C-D	Up to 22	32 bit	1	4	1	8/0	VGA, LVDS, PEG/SDVO
Туре 3	A-B C-D	Up to 22	32 bit	-	4	3	8/0	VGA,LVDS, PEG/SDVO
Type 4	A-B C-D	Up to 32		1	4	1	8/0	VGA,LVDS, PEG/SDVO
Type 5	A-B C-D	Up to 32		-	4	3	8/0	VGA,LVDS, PEG/SDVO
Type 6	A-B C-D	Up to 24		-	4	1	8 / 4 1	VGA,LVDS/eDP, PEG, 3x DDI
Type 7	A-B C-D	Up to 32		-	2	5 (1x 1 G, 4x 10 G)	4/41	-
Type 10	A-B	Up to 4		-	2	1	8/2	LVDS/eDP, 1xDDI

^{1.} The SuperSpeed USB ports (USB 3.0) are not in addition to the USB 2.0 ports. Up to 4 of the USB 2.0 ports can support SuperSpeed USB.

The conga-B7XD modules use the Type 7 pinout definition and comply with COM Express 3.0 specification. They are equipped with two high performance connectors that ensure stable data throughput, and support high bandwidth networking.

The COM (computer on module) integrates all the core components of a common PC and is mounted onto an application specific carrier board. COM modules are legacy-free design (no Super I/O, PS/2 keyboard and mouse) and provide most of the functional requirements for any embedded PC application. These functions include, but are not limited to a rich complement of contemporary high bandwidth serial interfaces such as PCI Express, Serial ATA, USB 3.0/2.0, and 10 Gigabit Ethernet. The robust thermal and mechanical concept, combined with extended power-management capabilities, is perfectly suited for all applications.

Carrier board designers can use as little or as many of the I/O interfaces as deemed necessary. The carrier board can therefore provide all the interface connectors required to attach the system to the application specific peripherals. This versatility allows the designer to create a dense and optimized package, which results in a more reliable product while simplifying system integration. Most importantly, COM ExpressTM



modules are scalable, which means once an application has been created there is the ability to diversify the product range through the use of different performance class or form factor size modules. Simply unplug one module and replace it with another; no redesign is necessary.

conga-B7XD Options Information

The conga-B7XD is currently available in nine variants (five commercial and four industrial). The table below shows the different configurations available. Check for the Part No. that applies to your product. This will tell you what options described in this user's guide are available on your particular module.

Table 2 conga-B7XD Commercial Variants

Part-No.		047500	047501	047502	047503	047504	047505
Processor		Intel® Xeon® D-1577	Intel® Xeon® D-1567	Intel® Xeon® D-1548	Intel® Xeon® D-1527	Intel® Pentium™ D1509	Intel® Pentium™ D-1508
		1.3 GHz 16 Cores	2.1 GHz 12 Cores	2.0 GHz 8 Cores	2.2 GHz 4 Cores	1.5 GHz 2 Cores	2.2 GHz 2 Cores
Intel® Smart C	Cache	24 MB	18 MB	18 MB	6 MB	3 MB	3 MB
Max. Turbo		2.1 GHz	2.1 GHz	2.7 GHz	2.7 GHz	2.7 GHz	2.6 GHz
Frequency							
Processor Gra	phics	N.A	N.A	N.A	N.A	N.A	N.A
DDR4 Memor	y	2400 MTps dual channel	2400 MTps dual channel	2400 MTps dual	2133 MTps dual channel	1600 MTps dual channel	1866 MTps dual channel
(ECC or Non-	ECC)	(up to 48 GB)	(up to 48 GB)	channel (up to 48 GB)	(up to 48 GB)	(up to 48 GB)	(up to 48 GB)
Gigabit Ether	net	2x 10 GbE (KR)	2x 10 GbE (KR)	2x 10 GbE (KR)	2x 10 GbE (KR)	1x 1 GbE ¹	2x 10 GbE (KR)
		1x 1 GbE ¹	1x 1 GbE ¹	1x 1 GbE ¹	1x 1 GbE 1		1x 1 GbE ¹
PCIe Lanes	Gen 3	24 lanes	24 lanes	24 lanes	24 lanes	24 lanes	24 lanes
	Gen 2	7 lanes ²	7 lanes ²	7 lanes ²	7 lanes ²	7 lanes ²	7 lanes ²
USB Ports		4x USB 3.0/2.0	4x USB 3.0/2.0	4x USB 3.0/2.0	4x USB 3.0/2.0	4x USB 3.0/2.0	4x USB 3.0/2.0
SATA (6 Gbps)	2	2	2	2	2	2
Processor TDI	>	45 W	65 W	45 W	35 W	19 W	19 W



^{1.} Shares PCIe lane 7 with PCIe root port 7. The shared lane is routed to 1 GbE interface by default.

Eight lanes are supported if you select PCIe root port 7 via the Advanced -> Module PCIe Configuration submenu of the BIOS setup menu.

Table 3 conga-B7XD Industrial Variants

Part-No.		047520	047521	047522	047523	
Processor		Intel® Xeon® D-1559 1.5 GHz 12 Cores	Intel® Xeon® D-1539 1.6 GHz 8 Cores	Intel® Xeon® D-1529 1.3 GHz 4 Cores	Intel® Pentium™ D-1519 1.5 GHz 4 Cores	
Intel® Smart Ca	iche	18 MB	12 MB	6 MB	6 MB	
Max. Turbo Fre	quency	2.1 GHz	2.2 GHz	N.A	2.1 GHz	
Processor Grap	hics	N.A	N.A	N.A	N.A	
DDR4 Memory (ECC or Non-ECC)		2133 MTps dual channel (up to 48 GB) 2133 MTps dual channel (up to 48 GB)		1600 MTps dual channel (up to 48 GB)	2133 MTps dual channel (up to 48 GB)	
Gigabit Ethern	et	2x 10 GbE (KR) 1x 1 GbE ¹	2x 10 GbE (KR) 1x 1 GbE ¹	N.A	2x 10 GbE (KR) 1x 1 GbE ¹	
PCIe Lanes	Gen 3	24 lanes	24 lanes	N.A	24 lanes	
Gen 2		7 lanes ²	7 lanes ²	24x IIO PCle Gen 2	7 lanes ²	
USB Ports		4x USB 3.0/2.0	4x USB 3.0/2.0	4x USB 3.0/2.0 4x USB 2.0		
SATA (6 Gbps)		2	2	2	2	
Processor TDP		45 W	35 W	20 W	25 W	



^{1.} Shares PCIe lane 7 with PCIe root port 7. The shared lane is routed to 1 GbE interface by default.

² Eight lanes are supported if you select PCIe root port 7 via the Advanced -> Module PCIe Configuration submenu of the BIOS setup menu.

2 Specifications

2.1 Feature List

Table 4 Feature Summary

Form Factor	ased on COM Express™ standard pinout Type 7, rev. 3.0 (Basic size 125 x 95 mm)								
Processor	Intel® Xeon and Pentium™ processor D-1500 product family S	ntel® Xeon and Pentium™ processor D-1500 product family SoC							
Memory	Three memory sockets (two stacked on the top side and one on the bottom side). Supports - DDR4 ECC and non-ECC SODIMM modules - Dual channel (channel 0, DIMM 0 on the bottom side; channel 0, DIMM 1 (upper slot) and channel 1, DIMM 0 (lower slot) on the top side) - Data rates up to 2400 MTps - Maximum 48 GB capacity (16 GB each) NOTE: 1 Do not mix ECC and non-ECC SODIMM modules. 2 Populate DIMM 0 (slot on bottom side or lower slot on the top side) before DIMM 1: - If you populate only DIMM 1 socket (upper slot on the top side), the system stops the boot process with post code "b0" - The system displays POST code "53" if it does not detect any memory module. 3 See section 7.3 "DDR4 Memory" for additional memory requirements.								
congatec Board Controller	Multi-stage watchdog, non-volatile user data storage, manufacturing and board information, board statistics, hardware monitoring, fan control, I2C bus, Power loss control								
Chipset	Integrated in the SoC								
Ethernet	Gigabit Ethernet. Supports: - 2x 10 GbE with KR interface - 1x 1 GbE with standard interface NOTE: The 10 GbE PHY must be implemented on the carrier board.								
Audio	N.A								
Graphics	N.A								
Peripheral Interfaces	USB Interfaces: - Up to 4x USB 2.0 - Up to 4x USB 3.0 - Up to 4x USB 3.0 - Up to 24x PCle Gen. 3 lanes - Up to 8x PCle Gen. 2 lanes - LPC (no DMA) - I ² C (fast mode, 400 KHz, multi-master) - SMBus - SPI								
BIOS	AMI Aptio® 5.x UEFI firmware, 16 MB SPI with congatec Embe	dded BIOS features.							
Onboard Storage	N.A								



Power Management	Supports: - ACPI 4.0a compliant with battery support Hardware power management - System Sleep State Control - Wake events from the Intel Management Engine
Security	Discrete Trusted Platform Module "TPM 1.2/2.0"; new AES Instructions for faster and better encryption.



Some of the features mentioned above are optional. Check the part number of your module and compare it to the Options Information tables on page 11 to determine what options are available on your particular module.

2.2 Supported Operating Systems

The conga-B7XD supports the following operating systems.

- Red Hat Enterprise Linux Server 6.6 and 7.1
- Novel SuSE Linux Enterprise Server 11 SP4 and 12 SP1
- Fedora 22
- Ubuntu 14.10
- Microsoft® Windows® 7 and 8.1
- Microsoft® Windows® 10 Enterprise
- Microsoft® Windows® Server 2008 R2 SP1 / 2012 / 2012 R2 and 2016
- VMware
- ESXi




For better system performance, use only 64-bit Operating Systems.



2.3 Mechanical Dimensions


- 125.0 mm x 95.0 mm
- Height approximately 18 or 21 mm (including heatspreader) depending on the carrier board connector that is used. If the 5 mm (height) carrier board connector is used, then approximate overall height is 18 mm. If the 8 mm (height) carrier board connector is used, then approximate overall height is 21 mm.



2.4 Supply Voltage Standard Power

• 12 V DC ± 5 %

The dynamic range shall not exceed the static range.





2.4.1 Electrical Characteristics

Power supply pins on the module's connectors limit the amount of input power. The following table provides an overview of the limitations for pinout Type 7 (dual connector, 440 pins).

Power Rail	Module Pin	Nominal	Input	Derated	Max. Input Ripple	Max. Module Input	Assumed	Max. Load
	Current Capability	Input	Range	Input (Volts)	(10Hz to 20MHz)	Power (w. derated input)	Conversion	Power
	(Amps)	(Volts)	(Volts)		(mV)	(Watts)	Efficiency	(Watts)
VCC_12V	12	12	11.4 - 12.6	11.4	+/- 100	137	85%	116
VCC_5V-SBY	2	5	4.75 - 5.25	4.75	+/- 50	9		
VCC_RTC	0.5	3	2.0 - 3.3		+/- 20			

2.4.2 Rise Time

The input voltages shall rise from 10 percent of nominal to 90 percent of nominal at a minimum slope of 250 V/s. The smooth turn-on requires that, during the 10 percent to 90 percent portion of the rise time, the slope of the turn-on waveform must be positive.

2.5 Power Consumption

The power consumption values were measured with the following setup:

- conga-B7XD COM
- modified congatec carrier board
- conga-B7XD cooling solution
- Microsoft Windows 10 (64 bit)



The CPU was stressed to its maximum workload with the Intel® Thermal Analysis Tool

Table 5 Measurement Description

The power consumption values were recorded during the following system states:

System State	Description	Comment		
S0: Minimum value	Lowest frequency mode (LFM) with minimum core voltage during desktop			
	idle.			
S0: Maximum value	Highest frequency mode (HFM/Turbo Boost).	The CPU was stressed to its maximum frequency.		
S0: Peak current	Highest current spike during the measurement of "S0: Maximum value".	Consider this value when designing the system's power supply to		
	This state shows the peak value during runtime.	ensure that sufficient power is supplied during worst case scenarios.		
S5	COM is powered by VCC_5V_SBY.			



- 1. The fan and SATA drives were powered externally.
- 2. All other peripherals except the LCD monitor were disconnected before measurement.

Table 6 Power Consumption Values

The tables below provide additional information about the power consumption data for each of the conga-B7XD variants offered. The values are recorded at various operating mode.

Part	Memory	H.W	BIOS	OS (64 bit)	CPU			Power Consumption (W)				
No.	Size	Rev.	Rev.		Variant	Cores	Freq. /Max. Turbo	S0: Min	S0: Max	S0: Peak	S3	S5
047500	3 x 4 GB	A.0	R010	Windows 10	Intel® Xeon® D-1577	16	1.3 / 2.1 GHz	1.06	4.11	4.93	N.A	0.48
047502	3 x 4 GB	A.1	R010	Windows 10	Intel® Xeon® D-1548	8	2.0 / 2.6 GHz	0.97	3.99	4.11	N.A	0.38
047503	3 x 4 GB	A.1	R010	Windows 10	Intel® Xeon® D-1527	4	2.2 / 2.7 GHz	0.97	2.89	3.09	N.A	0.45
047504	3 x 4 GB	A.1	R010	Windows 10	Intel® Pentium™ D1509	2	1.5 Ghz / N.A	0.89	1.44	1.54	N.A	0.41
047505	3 x 4 GB	A.1	R010	Windows 10	Intel® Pentium™ D1508	2	2.2 / 2.6 Ghz	0.97	2.35	2.52	N.A	0.42
047520	3 x 4 GB	Y.1	R010	Windows 10	Intel® Xeon® D-1559	12	1.5 / 2.1 GHz	1.07	3.99	4.74	N.A	0.43
047521	3 x 4 GB	A.1	R010	Windows 10	Intel® Xeon® D-1539	8	1.6 / 2.2 GHz	0.97	3.22	3.33	N.A	0.44
047522	3 x 4 GB	A.1	R010	Windows 10	Intel® Xeon® D-1529	4	1.3 / N.A GHz	1.28	1.75	1.85	N.A	0.42
047523	3 x 4 GB	A.1	R010	Windows 10	Intel® Pentium™ D1519	4	1.5 / 2.1 GHz	2.29	2.29	2.40	N.A	0.43



2.6 Supply Voltage Battery Power

Table 7 CMOS Battery Power Consumption

RTC @	Voltage	Current
-10°C	3V DC	1.20 μΑ
20°C	3V DC	1.48 μA
70°C	3V DC	2.91 µA



- 1. Do not use the CMOS battery power consumption values listed above to calculate CMOS battery lifetime.
- 2. Measure the CMOS battery power consumption of your application in worst case conditions (for example, during high temperature and high battery voltage).
- 3. Consider the self-discharge of the battery when calculating the lifetime of the CMOS battery. For more information, refer to application note AN9_RTC_Battery_Lifetime.pdf on congatec AG website at www.congatec.com/support/application-notes.

2.7 Environmental Specifications

Temperature Operation: 0° to 60°C Storage: -20° to 80°C (commercial variants)

Temperature Operation: -40° to 85°C Storage: -40° to 85°C (industrial variants)


Humidity Operation: 10% to 90% Storage: 5% to 95%



The above operating temperatures must be strictly adhered to at all times. When using a congatec heatspreader, the maximum operating temperature refers to any measurable spot on the heatspreader's surface.

Humidity specifications are for non-condensing conditions.







4 Cooling Solutions

congatec AG offers two cooling solutions for the conga-B7XD:

- Active cooling solution (CSA)
- Heatspreader

The heatspreader acts as a thermal coupling device to the module and is thermally coupled to the CPU via a thermal gap filler. On some modules, it may also be thermally coupled to other heat generating components with the use of additional thermal gap fillers. Although the heatspreader is the thermal interface where most of the heat generated by the module is dissipated, it is not to be considered as a heatsink. It has been designed as a thermal interface between the module and the application specific thermal solution.

The application specific thermal solution may use heatsinks with fans, and/or heat pipes, which can be attached to the heatspreader. Some thermal solutions may also require that the heatspreader is attached directly to the systems chassis thereby using the whole chassis as a heat dissipater

The dimensions of the cooling solutions are shown below. All measurements are in millimeters. The mechanical system assembly mounting shall follow the valid DIN/ISO specifications. The maximum torque specification recommended for all screws is 0.3 Nm. Higher torque may damage the module or the carrier board, or both.



The gap pad material used on all congatec heatspreaders contains silicon oil that can seep out over time depending on the environmental conditions it is subjected to. For more information about this subject, contact your local congatec sales representative and request the gap pad material manufacturer's specification.



Caution


The congatec heatspreaders/cooling solutions are tested only within the commercial temperature range of 0° to 60°C. Therefore, if your application that features a congatec heatspreader/cooling solution operates outside this temperature range, ensure the correct operating temperature of the module is maintained at all times. This may require additional cooling components for your final application's thermal solution.


For adequate heat dissipation, use the mounting holes on the cooling solution to attach it to the module. Apply thread-locking fluid on the screws if the cooling solution is used in a high shock and/or vibration environment. To prevent the standoff from stripping or cross-threading, use non-threaded carrier board standoffs to mount threaded cooling solutions.


For applications that require vertically-mounted cooling solution, use only coolers that secure the thermal stacks with fixing post. Without the fixing post feature, the thermal stacks may move.





4.1 CSA Dimensions



















4.2 Heatspreader









M2.5x11mm
threaded standoff
for threaded version
or
Ø2.7x11mm
nonthreaded
standoff for
bore hole version









5 Connector Rows

The conga-B7XD is connected to the carrier board via two 220-pin connectors (COM Express Type 7 pinout). These connectors are broken down into four rows. The primary connector consists of rows A - B while the secondary connector consists of rows C - D.

5.1 Primary and Secondary Connector Rows

The following subsystems can be found on the primary (A - B) and secondary (C - D) connector rows.

Table 8 Supported Interfaces on Rows A-B and C-D

Interfaces	Rows A-B	Rows C-D
SATA	2	-
USB 2.0	4	-
USB 3.0	-	4
Gigabit Ethernet	1 Gbps	10 Gbps (KR Ethernet)
PCIe Gen 2	6 lanes	2 lanes
PCIe Gen 3	8 lanes	16 lanes
UART	2	-
Buses	SPI, LPC, SMB	-

5.1.1 Serial ATA™ (SATA)

Table 9 SATA Features

Rows A-B	Rows C-D
Two SATA interfaces with support for	None
 independent DMA operation 	
- data transfer rates up to 6.0 Gbps	
 legacy mode using I/O space and AHCI mode using 	
memory space	



5.1.2 USB Interface

Table 10 USB Features

Rows A-B	Rows C-D
Four USB 2.0 ports: - each port can be combined with USB SuperSpeed signals to create USB 3.0 ports - supports data transfers up to 480 Mbps - features EHCI controller - supports USB 1.1 and USB 2.0 compliant devices - supports USB debug feature on port 1	Four USB 3.0 SuperSpeed Tx/Rx differential Signals: - each port requires corresponding USB 2.0 differential pairs - supports data transfers up to 5 Gbps - features xHCI controller

5.1.3 Gigabit Ethernet

Table 11 Gigabit Ethernet Features

Rows A-B	Rows C-D			
One 1 GbE interface ^{1,2} . Supports:	Two 10 GbE interface. Supports:			
- MDI interface	- KR interface			
- full-duplex operation at 10/100/1000 Mbps	 full-duplex operation at all supported speeds 			
 half-duplex operation at 10/100 Mbps 	 10GBASE-KR for gigabit backplane applications 			
- IEE 802.3x flow control specification	- 1000BASE-KR for gigabit backplane applications			



- ^{1.} Shares PCIe lane 7 with PCIe root port 7. The shared lane is routed to the 1 GbE interface by default.
- ^{2.} To change the default setting, open the BIOS Setup menu and select the appropriate setting via the Advanced -> Module PCIe Configuration submenu.



5.1.4 PCI Express™


Table 12 PCI Express Features

Rows A-B	Rows C-D			
14 PCIe lanes	18 PCle lanes			
- eight Gen. 3 lanes (lanes 8 - 15) with up to 8 GTps	- 16 Gen. 3 lanes (lanes 15 - 31) with up to 8 GTps			
- six Gen. 2 lanes (lane 0 - 5) with up to 5 GTps	- two Gen. 2 lanes (lane 6 - 7 ^{1,2}) with up to 5 GTps			
 x1 root hubs for Gen 2 lanes 	- x1 root hubs for Gen 2 lanes			
- x4 root hubs for Gen 3 lanes	- x4 root hubs for Gen 3 lanes			



- ^{1.} PCIe root port 7 shares COM Express PCIe lane 7 with the 1 Gigabit on-module Ethernet controller. The shared lane is routed to the 1 GbE interface by default.
- ² To route the shared lane to COM Express PCIe lane 7, open the BIOS Setup menu and change the default setting via the Advanced -> Module PCIe Configuration submenu.

5.1.4.1 PCI Express Routing







The minimum width link for buckets 2, 3 and 4 is x4 link. If you use a x1 or a x2 link in these buckets, the remaining lanes that make up the x4 link will not be available.

5.1.5 LPC Bus

The conga-B7XD offers the LPC (Low Pin Count) bus through the integrated PCH. A TPM 1.2/2.0 compliant module is connected to the LPC bus.



The LPC bus does not support DMA devices.

5.1.6 I²C Bus

The I²C bus is implemented through the congatec Board Controller and accessed through the congatec CGOS driver and API. The controller provides a fast-mode multi-master I²C bus that has the maximum I²C bandwidth.

5.1.7 SPI Bus

The conga-B7XD offers the SPI bus through the integrated PCH. The bus supports SPI-compatible flash devices. Integrating an off-module flash device (BIOS) on the carrier board makes it possible to boot the conga-B7XD from the carrier board. This is especially useful when evaluating a customized BIOS.

5.1.8 SMBus

The conga-B7XD offers the SM bus for communicating and managing system devices such as thermal sensors, PCIe devices, RAM's serial presence detect.



Make sure the address space of the carrier board SM bus devices does not overlap with the address space of the module devices. For more information, see the COM Express Specification.



5.1.9 General Purpose Serial Interface

The conga-B7XD offers two UART interfaces via the Intel Broadwell-DE SoC. These interfaces support up to 0.921 Mbps and can operate in low-speed, full-speed and high-speed modes.



Hardware handshake and flow control are not supported.

5.1.10 GPIOs

The conga-B7XD offers General Purpose Input/Output signals on the A-B connector.

5.1.11 Power Control


PWR_OK

Power OK from main power supply or carrier board voltage regulator circuitry. A high value indicates that the power is good and the module can start its onboard power sequencing.

Carrier board hardware must drive this signal low until all power rails and clocks are stable. Releasing PWR_OK too early or not driving it low at all can cause numerous boot up problems. It is a good design practice to delay the PWR_OK signal a little (typically 100ms) after all carrier board power rails are up, to ensure a stable system.

A sample screenshot is shown below:






Note

The module is kept in reset as long as the PWR_OK is driven by carrier board hardware.

The conga-B7XD PWR_OK input circuitry is implemented as shown below:





The voltage divider ensures the input complies with 3.3 V CMOS characteristic. It also makes it possible to use the module on carrier board designs that do not use the PWR_OK signal. Although the PWR_OK input is not mandatory for the onboard power-up sequencing, it is strongly recommended that the carrier board hardware drives the signal low until it is safe to let the module boot-up.

When considering the above shown voltage divider circuitry and the transistor stage, the voltage measured at the PWR_OK input pin may be only around 0.8V when the 12V is applied to the module. Actively driving PWR_OK high is compliant to the COM Express specification but this can cause back driving. Therefore, congatec recommends driving the PWR_OK low to keep the module in reset and tri-state PWR_OK when the carrier board hardware is ready to boot.

The three typical usage scenarios for a carrier board design are:

- Connect PWR_OK to the "power good" signal of an ATX type power supply.
- Connect PWR_OK to the last voltage regulator in the chain on the carrier board.
- Simply pull PWR_OK with a 1k resistor to the carrier board 3.3V power rail.

With this solution, make sure that before the 3.3 V goes up, all carrier board hardware is fully powered and all clocks are stable.

The conga-B7XD supports the controlling of ATX-style power supplies. If you do not use an ATX power supply, do not connect the conga-B7XD pins SUS_S3/PS_ON, 5V_SB, and PWRBTN# on the conga-B7XD.

SUS_S3#/PS_ON#

The SUS_S3#/PS_ON# (pin A15 on the A-B connector) signal is an active-low output that can be used to turn on the main outputs of an ATX-style power supply. To accomplish this, the signal must be inverted with an inverter/transistor that is supplied by standby voltage and is located on the carrier board.

PWRBTN#

When using ATX-style power supplies PWRBTN# (pin B12 on the A-B connector) is used to connect to a momentary-contact, active-low debounced push-button input while the other terminal on the push-button must be connected to ground. This signal is internally pulled up to 3V_SB using a 10k resistor. When PWRBTN# is asserted it indicates that an operator wants to turn the power on or off. The response to this signal from the system may vary as a result of modifications made in BIOS settings or by system software.



Standard 12V Power Supply Implementation Guidelines

12 volt input power is the sole operational power source for the conga-B7XD. The remaining necessary voltages are internally generated on the module using onboard voltage regulators. A carrier board designer should be aware of the following important information when designing a power supply for a conga-B7XD application:

• We noticed that on some occasions, problems occur when using a 12V power supply that produces non monotonic voltage when powered up. The problem is that some internal circuits on the module (e.g. clock-generator chips) will generate their own reset signals when the supply voltage exceeds a certain voltage threshold. A voltage dip after passing this threshold may lead to these circuits becoming confused resulting in a malfunction. It must be mentioned that this problem is quite rare but has been observed in some mobile power supply applications. The best way to ensure that this problem is not encountered is to observe the power supply rise waveform through the use of an oscilloscope to determine if the rise is indeed monotonic and does not have any dips. This should be done during the power supply qualification phase therefore ensuring that the above mentioned problem doesn't arise in the application. For more information about this issue visit www.formfactors.org and view page 25 figure 7 of the document "ATX12V Power Supply Design Guide V2.2".

5.1.12 Power Management

ACPI

The conga-B7XD supports Advanced Configuration and Power Interface (ACPI) specification, revision 4.0a. For more information, see section 7.3 "ACPI Suspend Modes and Resume Events".



6 Additional Features

6.1 congatec Board Controller (cBC)

The conga-B7XD is equipped with Texas Instruments microcontroller. This onboard microcontroller plays an important role for most of the congatec embedded/industrial PC features. It fully isolates some of the embedded features such as system monitoring or the I²C bus from the x86 core architecture, which results in higher embedded feature performance and more reliability, even when the x86 processor is in a low power mode. It also ensures that the congatec embedded feature set is fully compatible amongst all congatec modules.

6.1.1 Board Information

The cBC provides a rich data-set of manufacturing and board information such as serial number, EAN number, hardware and firmware revisions, and so on. It also keeps track of dynamically changing data like runtime meter and boot counter.

6.1.2 General Purpose Input/Output

The conga-B7XD offers general purpose inputs and outputs for custom system design. These GPIOs are controlled by the cBC.

6.1.3 Watchdog

The conga-B7XD is equipped with a multi stage watchdog solution that is triggered by software. For more information about the Watchdog feature, see the application note AN3_Watchdog.pdf on the congatec AG website at www.congatec.com.



The conga-B7XD module does not support watchdog NMI mode.

6.1.4 I²C Bus

The conga-B7XD supports I2C bus. Thanks to the I2C host controller in the cBC, the I2C bus is multi-master capable and runs at fast mode.



6.1.5 Power Loss Control

The cBC has full control of the power-up of the module and therefore can be used to specify the behavior of the system after an AC power loss condition. Supported modes are "Always On", "Remain Off" and "Last State".

6.1.6 Fan Control

The conga-B7XD has additional signals and functions to further improve system management. One of these signals is an output signal called FAN_PWMOUT that allows system fan control using a PWM (Pulse Width Modulation) output. Additionally, there is an input signal called FAN_TACHOIN that provides the ability to monitor the system's fan RPMs (revolutions per minute). This signal must receive two pulses per revolution in order to produce an accurate reading. For this reason, a two pulse per revolution fan or similar hardware solution is recommended.



- 1. A four wire fan must be used to generate the correct speed readout.
- 2. For the correct fan control (FAN PWMOUT, FAN TACHIN) implementation, see the COM Express Design Guide.

6.2 OEM BIOS Customization

The conga-B7XD is equipped with congatec Embedded BIOS, which is based on American Megatrends Inc. Aptio UEFI firmware. The congatec Embedded BIOS allows system designers to modify the BIOS. For more information about customizing the congatec Embedded BIOS, refer to the congatec System Utility user's guide CGUTLm1x.pdf on the congatec website at www.congatec.com or contact technical support.

The customization features supported are described below:

6.2.1 OEM Default Settings

This feature allows system designers to create and store their own BIOS default configuration. Customized BIOS development by congatec for OEM default settings is no longer necessary because customers can easily perform this configuration by themselves using the congatec system utility CGUTIL. See congatec application note AN8_Create_OEM_Default_Map.pdf on the congatec website for details on how to add OEM default settings to the congatec Embedded BIOS.



6.2.2 OEM Boot Logo

This feature allows system designers to replace the standard text output displayed during POST with their own BIOS boot logo. Customized BIOS development by congatec for OEM Boot Logo is no longer necessary because customers can easily perform this configuration by themselves using the congatec system utility CGUTIL. See congatec application note AN11_Create_And_Add_Bootlogo.pdf on the congatec website for details on how to add OEM boot logo to the congatec Embedded BIOS.

6.2.3 OEM POST Logo

This feature allows system designers to replace the congatec POST logo displayed in the upper left corner of the screen during BIOS POST with their own BIOS POST logo. Use the congatec system utility CGUTIL 1.5.4 or later to replace/add the OEM POST logo.

6.2.4 OEM BIOS Code/Data

With the congatec embedded BIOS, system designers can add their own code to the BIOS POST process. The congatec Embedded BIOS first calls the OEM code before handing over control to the OS loader.

Except for custom specific code, this feature can also be used to support Windows 7, Windows 8 OEM activation (OA3.0), verb tables for HDA codecs, PCI/PCIe OpROMs, bootloaders, rare graphic modes and Super I/O controller initialization.



The OEM BIOS code of the new UEFI based firmware is called only when the CSM (Compatibility Support Module) is enabled in the BIOS setup menu. Contact congatec technical support for more information on how to add OEM code.

6.2.5 OEM DXE Driver

This feature allows designers to add their own UEFI DXE driver to the congatec embedded BIOS. Contact congatec technical support for more information on how to add an OEM DXE driver.

6.3 congatec Battery Management Interface

To facilitate the development of battery powered mobile systems based on embedded modules, congated AG defined an interface for the exchange of data between a CPU module (using an ACPI operating system) and a Smart Battery system. A system developed according to the congated Battery Management Interface Specification can provide the battery management functions supported by an ACPI capable operating system (for example, charge state of the battery, information about the battery, alarms/events for certain battery states and so on) without



the need for additional modifications to the system BIOS. In addition to the ACPI-Compliant Control Method Battery mentioned above, the latest versions of the conga-B7XD BIOS and board controller firmware also support LTC1760 battery manager from Linear Technology and a battery-only solution (no charger). All three battery solutions are supported on the I2C bus and the SMBus. This gives the system designer more flexibility when choosing the appropriate battery sub-system.

For more information about this subject visit the congatec website and view the following documents:

- congatec Battery Management Interface Specification
- Battery System Design Guide
- conga-SBM³ User's Guide

6.4 API Support (CGOS)

To benefit from the above mentioned non-industry standard feature set, congatec provides an API that allows application software developers to easily integrate all these features into their code. The CGOS API (congatec Operating System Application Programming Interface) is the congatec proprietary API that is available for all commonly used Operating Systems such as Win32, Win64, Win CE, Linux. The architecture of the CGOS API driver provides the ability to write application software that runs unmodified on all congatec CPU modules. All the hardware related code is contained within the congatec embedded BIOS on the module. See section 1.1 of the CGOS API software developers guide, available on the congatec website.

6.5 Security Features

The conga-B7XD modules are equipped with a "Trusted Platform Module" (TPM 1.2/2.0). This TPM 1.2/2.0 includes coprocessors to calculate efficient hash and RSA algorithms with key lengths up to 2,048 bits as well as a real random number generator. Security sensitive applications like gaming and e-commerce will benefit also with improved authentication, integrity and confidence levels.

6.6 Suspend to Ram

The Suspend to RAM feature is not supported on the conga-B7XD.



7 conga Tech Notes

The conga-B7XD has some technological features that require additional explanation. The following section will give the reader a better understanding of some of these features.

7.1 Intel® Broadwell-DE Features

Some of the features the Intel Broadwell-DE SoC supports are:

7.1.1 AHCI

The integrated PCH provides hardware support for Advanced Host Controller Interface (AHCI), a standardized programming interface for SATA host controllers. Platforms that support AHCI benefit from performance-enhancing features such as port independent DMA engines (each device is treated as a master) and a hardware-assisted native command queuing. AHCI also provides hot-plug and advanced power management to improve usability.

7.1.2 Intel® Turbo Boost Technology

Intel® Turbo Boost Technology allows processor cores to run faster than the base operating frequency if it's operating below power, current, and temperature specification limits. Intel® Turbo Boost Technology is activated when the Operating System (OS) requests the highest processor performance state. The maximum frequency of Intel® Turbo Boost Technology is dependent on the number of active cores. The amount of time the processor spends in the Intel Turbo Boost 2 Technology state depends on the workload and operating environment. Any of the following can set the upper limit of Intel® Turbo Boost Technology on a given workload:

- Number of active cores
- Estimated current consumption
- Estimated power consumption
- Processor temperature

When the processor is operating below these limits and the user's workload demands additional performance, the processor frequency will dynamically increase by 100 MHz on short and regular intervals until the upper limit is met or the maximum possible upside for the number of active cores is reached. For more information about Intel® Turbo Boost 2 Technology visit the Intel® website.





Refer to section 2.5 "Power Consumption" for information about the maximum turbo frequency available for each conga-B7XD variant.

7.1.3 Adaptive Thermal Monitor and Catastrophic Thermal Protection

Intel® Xeon processors have a thermal monitor feature that helps to control the processor temperature. The integrated TCC (Thermal Control Circuit) activates if the processor silicon reaches its maximum operating temperature. The activation temperature that the Intel® Thermal Monitor uses to activate the TCC can be slightly modified via TCC Activation Offset in BIOS setup submenu "CPU submenu".

The Adaptive Thermal Monitor controls the processor temperature using two methods:

- Adjusting the processor's operating frequency and core voltage (EIST transitions)
- Modulating (start or stop) the processor's internal clocks at a duty cycle of 25% on and 75% off

When activated, the TCC causes the processor core to reduce frequency and voltage adaptively. The Adaptive Thermal Monitor will remain active as long as the package temperature remains at its specified limit. Therefore, the Adaptive Thermal Monitor will continue to reduce the package frequency and voltage until the TCC is de-activated. Clock modulation is activated if frequency and voltage adjustments are insufficient. Additional hardware, software drivers, or operating system support is not required.



- 1. Use a properly designed thermal solution for adequate heat dissipation. This solution ensures the TCC is active for only short periods of time, thus reducing the impact on processor performance to a minimum. The Intel® Xeon processor's respective datasheet can provide you with more information about this subject.
- 2. To enable THERMTRIP# to switch off the system automatically, use an ATX style power supply.

7.1.4 Processor Performance Control

The Intel® processors found on the conga-B7XD run at different voltage/frequency states (performance states)—referred to as Enhanced Intel® SpeedStep® technology (EIST). Operating systems that support performance control take advantage of microprocessors that use several different performance states in order to efficiently operate the processor when it's not being fully used. The operating system will determine the necessary performance state that the processor should run at so that the optimal balance between performance and power consumption can be achieved during runtime.

The Windows family of operating systems links its processor performance control policy to the power scheme setting. You must ensure that the power scheme setting you choose has the ability to support Enhanced Intel® SpeedStep® technology.



7.1.5 Intel® 64 Architecture

The formerly known Intel® Extended Memory 64 Technology is an enhancement to Intel®'s IA-32 architecture. Processors with Intel® 64 architecture support 64-bit-capable operating systems from Microsoft, Red Hat and SuSE. Processors running in legacy mode remain fully compatible with today's existing 32-bit applications and operating systems

Platforms with Intel® 64 can be run in three basic ways :

- 1. **Legacy Mode:** 32-bit operating system and 32-bit applications. In this mode no software changes are required, however the benefits of Intel® 64 are not utilized.
- 2. **Compatibility Mode:** 64-bit operating system and 32-bit applications. This mode requires all device drivers to be 64-bit. The operating system will see the 64-bit extensions but the 32-bit application will not. Existing 32-bit applications do not need to be recompiled and may or may not benefit from the 64-bit extensions. The application will likely need to be re-certified by the vendor to run on the new 64-bit extended operating system.
- 3. **64-bit Mode:** 64-bit operating system and 64-bit applications. This usage requires 64-bit device drivers. It also requires applications to be modified for 64-bit operation and then recompiled and validated.

Intel® 64 supports:

- 64-bit flat virtual address space
- 64-bit pointers
- 64-bit wide general purpose registers
- 64-bit integer support
- Up to one Terabyte (TB) of platform address space

You can find more information about Intel® 64 Technology at: http://developer.intel.com/technology/intel64/index.htm



7.1.6 Intel® Virtualization Technology

Intel® Virtualization Technology (Intel® VT) makes a single system appear as multiple independent systems to software. With this technology, multiple, independent operating systems can run simultaneously on a single system. The technology components support virtualization of platforms based on Intel architecture microprocessors and chipsets. Intel® Virtualization Technology for IA-32, Intel® 64 and Intel® Architecture (Intel® VT-x) added hardware support in the processor to improve the virtualization performance and robustness.

RTS Real-Time Hypervisor supports Intel VT and is verified on all current congatec x86 hardware.



congatec supports only RTS Hypervisor.

7.2 ACPI Suspend Modes and Resume Events

The conga-B7XD BIOS does not support S3 (Suspend to RAM). S4 (Suspend to Disk) is however supported. The table below lists the events that wake the system from S4.

Table 13 Wake Events


Wake Event	Conditions/Remarks
Power Button	Wakes unconditionally from S4-S5.
Onboard LAN Event	Device driver must be configured for Wake On LAN support.
PCI Express WAKE#	Wakes unconditionally from S4-S5.
PME#	Activate the wake up capabilities of a PCI device using Windows Device Manager configuration options for this device or enable 'Resume On PME#' in the Power setup menu.
RTC Alarm	Activate and configure Resume On RTC Alarm in the Power setup menu. Wakes unconditionally from S4-S5.
Watchdog Power Button Event	Wakes unconditionally from S4-S5



7.3 DDR4 Memory

The Intel Broadwell-DE SoC featured on the conga-B7XD supports ECC and non-ECC DDR4 memory modules, up to 2400 MTps. The DDR4 memory modules have lower voltage requirements with higher data rate transfer speeds. They operate at a nominal voltage of 1.2V. With this low voltage system memory interface on the processor, the conga-B7XD offers a system optimized for lowest possible power consumption. The reduction in power consumption due to lower voltage subsequently reduces the heat generated.

The diagram below shows the location of the memory slots on the conga-B7XD.



The following population rules must be observed:

- Do not mix ECC and non-ECC memory modules.
- Do not mix single and dual rank DIMMs.
- Either channel 0 or channel 1, or both can be populated.
- Populate DIMM 0 before DIMM 1:
 - Post code "b0" indicates that you populated only DIMM 1 (upper slot on the top side).
 - Post code "53" indicates that no memory module is detected.
- No requirement to match DIMMs between channels.
- All channels must run at the same interface frequency.
- Each channel may run at different DIMM timings.
- DIMMs with different interface timing will operate at the slower speed.



8 Signal Descriptions and Pinout Tables

The following section describes the signals found on the conga-B7XD. The pinout of the module complies with COM Express Type 7, rev. 3.0.

The table below describes the terminology used in this section. The PU/PD column indicates if a COM Express™ module pull-up or pull-down resistor has been used. If the field entry area in this column for the signal is empty, then no pull-up or pull-down resistor has been implemented by congatec.

The "#" symbol at the end of the signal name indicates that the active or asserted state occurs when the signal is at a low voltage level. When "#" is not present, the signal is asserted when at a high voltage level.



The Signal Description tables do not list internal pull-ups or pull-downs implemented by the chip vendors; only pull-ups or pull-downs implemented by congatec are listed. For information about the internal pull-ups or pull-downs implemented by the chip vendors, refer to the respective chip's datasheet.

Table 14 Terminology Descriptions

Term	Description
PU	congatec implemented pull-up resistor
PD	congatec implemented pull-down resistor
Т	Higher voltage tolerance
I/O 3.3V	Bi-directional signal 3.3V tolerant
I/O 5V	Bi-directional signal 5V tolerant
I 3.3V	Input 3.3V tolerant
I 5V	Input 5V tolerant
I/O 3.3VSB	Input 3.3V tolerant active in standby state
O 3.3V	Output 3.3V signal level
O 5V	Output 5V signal level
OD	Open drain output
Р	Power Input/Output
DDC	Display Data Channel
PCIE	In compliance with PCI Express Base Specification, Revision 2.0 and 3.0
SATA	In compliance with Serial ATA specification Revision 2.6 and 3.0.
REF	Reference voltage output. May be sourced from a module power plane.
KR	10GBASE-KR compatible signal
PDS	Pull-down strap. A module output pin that is either tied to GND or is not connected. Used to signal module capabilities (pinout type) to the Carrier Board.



8.1 A-B Connector Signal Descriptions

Table 15 Gigabit Ethernet Signal Descriptions

Gigabit Ethernet	Pin #	Description				I/O	PU/PD	Comment
GBE0_MDI0+ GBE0_MDI0-	A13 A12				cial Pairs 0, 1, 2, 3. The MDI can operate in des according to the following:	I/O Analog		
GBE0_MDI1+	A10		1000BASE-T	100BASE-TX	10BASE-T			
GBE0_MDI1- GBE0 MDI2+	A9 A7	MDI[0]+/-	B1_DA+/-	TX+/-	TX+/-			
GBE0_MDI2+	A6	MDI[1]+/-	B1_DB+/-	RX+/-	RX+/-			
GBE0_MDI3+	A3	MDI[2]+/-	B1_DC+/-					
GBE0_MDI3-	A2	MDI[3]+/-	B1_DD+/-					
GBE0_ACT#	B2	Gigabit Ethernet Cor	ntroller 0 activity indica	ntor, active low.		OD 3.3V		
GBE0_LINK#	A8	Gigabit Ethernet Cor	ntroller 0 link indicator,	active low.		OD 3.3V		
GBE0_LINK100#	A4	Gigabit Ethernet Cor	ntroller 0 100 Mbps lin	k indicator, active low.		OD 3.3V		
GBE0_LINK1000#	A5	Gigabit Ethernet Cor	ntroller 0 1000 Mbps li	nk indicator, active low.		OD 3.3V		
GBE0_CTREF	A14	Reference voltage for Carrier Board Ethernet channel 0 magnetics center tap. The reference voltage is determined by the requirements of the module PHY and may be as low as 0 V and as high as 3.3 V. The reference voltage output shall be current limited on the module. In the case in which the reference is shorted to ground, the current shall be limited to 250 mA or less.						Not connected
GBE0_SDP	A49	Gigabit Ethernet Cor signal.	troller 0 Software-Def	inable Pin. Can also be ι	ised for IEEE1588 support such as a 1 pps	1/0		Not connected

Table 16 NC-SI Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
NCSI_CLK_IN	B91	NC-SI Clock reference for receive, transmit, and control interface.	I 3.3V	PD 10K	
NCSI_RXD0 NCSI_RXD1	B93 B92	NC-SI Receive Data (from NC to BMC)	O 3.3V	PD 5k11	
NCSI_TXD0 NCSI_TXD1	B96 B95	NC-SI Transmit Data (from BMC to NC).	I 3.3V	PD 10K	
NCSI_CRS_DV	B94	NC-SI Carrier Sense/Receive Data Valid to MC, indicating that the transmitted data from NC to BMC is valid.	O 3.3V		
NCSI_TX_EN	A84	NC-SI Transmit enable.	I 3.3V	PD 10K	
NCSI_RX_ER	B89	NC-SI Receive error.	O 3.3V		
NCSI_ARB_IN	B98	NC-SI hardware arbitration input.	I 3.3V		
NCSI_ARB_OUT	B99	NC-SI hardware arbitration output.	O 3.3V		



Table 17 10 Gigabit Ethernet Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment	
10G_KR_TX0+ 10G_KR_TX0-	D49 D50	10GBASE-KR ports, transmit output differential pairs 0	O KR			
10G_KR_RX0+ 10G_KR_RX0-	C49 C50	10GBASE-KR ports, receive input differential pairs 0	I KR			
10G_KR_TX1+ 10G_KR_TX1-	D42 D43	10GBASE-KR ports, transmit output differential pairs 1	O KR			
10G_KR_RX1+ 10G_KR_RX1-	C42 C43	10GBASE-KR ports, receive input differential pairs 1	I KR			
10G_KR_TX2+ 10G_KR_TX2-	D29 D30	10GBASE-KR ports, transmit output differential pairs 2	O KR		Not connected	
10G_KR_RX2+ 10G_KR_RX2-	C29 C30	10GBASE-KR ports, receive input differential pairs 2	I KR		Not connected	
10G_KR_TX3+ 10G_KR_TX3-	D26 D27	10GBASE-KR ports, transmit output differential pairs 3	O KR		Not connected	
10G_KR_RX3+ 10G_KR_RX3-	C26 C27	10GBASE-KR ports, receive input differential pairs 3	I KR		Not connected	
10G_PHY_MDIO_ SDA[0:3]	D46 D45	MDIO Mode: Management Data I/O interface mode data signal for serial data transfers between the MAC and an external PHY.	O 3.3V		10G_PHY_MDIO_SDA2 and 10G_PHY_MDIO_SDA3 are not	
	D16 D15	I2C Mode: I2C data signal, of the 2-wire management interface used for serial data transfers between the MAC and an external PHY.	al I/O OD 3.3V PU		connected	
10G_PHY_MDC_ SCL[0:3]	C46 C45	MDIO Mode: Management Data I/O Interface mode clock signal for serial data transfers between the MAC and an external PHY.	O 3.3V		10G_PHY_MDC_SCL2 and 10G_PHY_MDC_SCL3 are not	
	C16 C15	I2C Mode: I2C Clock signal, of the 2-wire management interface used for serial data transfers between the MAC and an external PHY.	I/O OD 3.3V	PU 4K7	connected.	
10G_PHY_CAP_01	D35	PHY mode capability pin: Indicates if the PHY for 10G lanes 0 and 1 is capable of configuration by I ² C. High indicates MDIO-only configuration, and low indicates configuration capability via I ² C or MDIO. The actual protocol used for PHY configuration is determined by the module. Based on this input, the actual protocol used is indicated over the dedicated I ² C interface.	13.3V	PU 4K7		
10G_PHY_CAP_23	D34	Phy mode capability pin: Indicates if the PHY for 10G lanes 2 and 3 is capable of configuration by I ² C. High indicates MDIO-only configuration, and low indicates configuration capability via I ² C or MDIO. The actual protocol used for PHY configuration is determined by the module. Based on this input, the actual protocol used is indicated over the dedicated I ² C interface.	13.3V		Not connected	
10G_SFP_SDA[0:3]	C39 C38 C33 C32	I2C data signal of the 2-wire management interface used by the 10GbE controller to access the management registers of an external Optical SFP module.	I/O OD 3.3V	PU 4K7	10G_SFP_SDA2 and 10G_SFP_ SDA3 are not connected.	



10G_SFP_SCL[0:3]	D39 D38 D33 D32	I2C clock signal of the 2-wire management interface used by the 10GbE controller to access the management registers of an external Optical SFP module.	I/O OD 3.3V	PU 2K2	10G_SFP_SCL2 and 10G_SFP_ SCL3 are not connected.
10G_LED_SDA	C36	I2C Data of the 2-wire interface that transfers LED signals and PHY straps for I2C or MDIO operation of optical PHYs.	I/O OD 3.3V	PU 2K2	
10G_LED_SCL	C37	I2C Clock of the 2-wire interface that transfers LED and strap signals for I2C or MDIO operation of optical PHYs.	I/O OD 3.3V	PU 2K2	
10G_INT[0:3]	C47 D47 C24 D24	Interrupt pin from copper PHY or optical SFP Module to the 10GbE controller.	I CMOS	PU 2K2	
10G_SDP[0:3]	C40 D40 C17 D17	Software-Definable Pins. Can also be used for IEEE1588 support such as a 1pps signal.	I/O 3.3V		10G_SDP2 and 10G_SDP3 are not connected.
10G_PHY_RST_01	C35	Output signal that resets an optical PHY on port 0 and port1 (with copper PHY this signal is not used).	O 3.3V		
10G_PHY_RST_23	C34	Output signal that resets an Optical PHY on port 2 and port 3 (with copper PHY this signal is not used).	O 3.3V		Not connected.

Table 18 SATA Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
SATA0_RX+	A19	Serial ATA channel 0, Receive Input differential pair.	I SATA		Supports Serial ATA specification, Revision 3.0
SATA0_RX-	A20				
SATA0_TX+	A16	Serial ATA channel 0, Transmit Output differential pair.	O SATA		Supports Serial ATA specification, Revision 3.0
SATA0_TX-	A17				
SATA1_RX+	B19	Serial ATA channel 1, Receive Input differential pair.	I SATA		Supports Serial ATA specification, Revision 3.0
SATA1_RX-	B20				
SATA1_TX+	B16	Serial ATA channel 1, Transmit Output differential pair.	O SATA		Supports Serial ATA specification, Revision 3.0
SATA1_TX-	B17				
(S)ATA_ACT#	A28	ATA (parallel and serial) or SAS activity indicator, active low.	I/O 3.3V		



Table 19 PCI Express Signal Descriptions (general purpose)

Signal	Pin #	Description	I/O	PU/PD	Comment
PCIE_TX0+	A68	PCI Express Transmit Output Differential Pairs 0	O PCIE		Supports PCI Express Base Specification, Revision 2.0
PCIE_TX0-	A69				
PCIE_RX0+	B68	PCI Express Receive Input Differential Pairs 0	I PCIE		
PCIE_RX0-	B69				
PCIE_TX1+	A64	PCI Express Transmit Output Differential Pairs 1	O PCIE		Supports PCI Express Base Specification, Revision 2.0
PCIE_TX1-	A65				
PCIE_RX1+	B64	PCI Express Receive Input Differential Pairs 1	I PCIE		
PCIE_RX1-	B65				
PCIE_TX2+	A61	PCI Express Transmit Output Differential Pairs 2	O PCIE		Supports PCI Express Base Specification, Revision 2.0
PCIE_TX2-	A62				
PCIE_RX2+	B61	PCI Express Receive Input Differential Pairs 2	I PCIE		
PCIE_RX2-	B62				
PCIE_TX3+	A58	PCI Express Transmit Output Differential Pairs 3	O PCIE		Supports PCI Express Base Specification, Revision 2.0
PCIE_TX3-	A59				
PCIE_RX3+	B58	PCI Express Receive Input Differential Pairs 3	I PCIE		
PCIE_RX3-	B59				
PCIE_TX4+	A55	PCI Express Transmit Output Differential Pairs 4	O PCIE		Supports PCI Express Base Specification, Revision 2.0
PCIE_TX4-	A56				
PCIE_RX4+	B55	PCI Express Receive Input Differential Pairs 4	I PCIE		
PCIE_RX4-	B56				
PCIE_TX5+	A52	PCI Express Transmit Output Differential Pairs 5	O PCIE		Supports PCI Express Base Specification, Revision 2.0
PCIE_TX5-	A53				
PCIE_RX5+	B52	PCI Express Receive Input Differential Pairs 5	I PCIE		
PCIE_RX5-	B53				
PCIE_TX6+	D19	PCI Express Transmit Output Differential Pairs 6	O PCIE		Supports PCI Express Base Specification, Revision 2.0.
PCIE_TX6-	D20				
PCIE_RX6+	C19	PCI Express Receive Input Differential Pairs 6	I PCIE		
PCIE_RX6-	C20				
PCIE_TX7+	D22	PCI Express Transmit Output Differential Pairs 7	O PCIE		Supports PCI Express Base Specification, Revision 2.0.
PCIE_TX7-	D23				Shared with and connected to the GbE controller.
PCIE_RX7+	C22	PCI Express Receive Input Differential Pairs 7	I PCIE		
PCIE_RX7-	C23				
PCIE_TX8+	A71	PCI Express Transmit Output Differential Pairs 8	O PCIE		Supports PCI Express Base Specification, Revision 3.0
PCIE_TX8-	A72				
PCIE_RX8+	B71	PCI Express Receive Input Differential Pairs 8	I PCIE		
PCIE_RX8-	B72				
PCIE_TX9+	A74	PCI Express Transmit Output Differential Pairs 9	O PCIE		Supports PCI Express Base Specification, Revision 3.0
PCIE_TX9-	A75				
PCIE_RX9+	B74	PCI Express Receive Input Differential Pairs 9	I PCIE		
PCIE_RX9-	B75				



PCIE_TX10+	B77	PCI Express Transmit Output Differential Pairs 10	O PCIE	Supports PCI Express Base Specification, Revision 3.0
PCIE_TX10-	B78			
PCIE_RX10+	A77	PCI Express Receive Input Differential Pairs 10	I PCIE	
PCIE_RX10-	A78			
PCIE_TX11+	A81	PCI Express Transmit Output Differential Pairs 11	O PCIE	Supports PCI Express Base Specification, Revision 3.0
PCIE_TX11-	A82			
PCIE_RX11+	B81	PCI Express Receive Input Differential Pairs 11	I PCIE	
PCIE_RX11-	B82			
PCIE_TX12+	A39	PCI Express Transmit Output Differential Pairs 12	O PCIE	Supports PCI Express Base Specification, Revision 3.0
PCIE_TX12-	A40			
PCIE_RX12+	B39	PCI Express Receive Input Differential Pairs 12	I PCIE	
PCIE_RX12-	B40			
PCIE_TX13+	A36	PCI Express Transmit Output Differential Pairs 13	O PCIE	Supports PCI Express Base Specification, Revision 3.0
PCIE_TX13-	A37	' '		
PCIE_RX13+	B36	PCI Express Receive Input Differential Pairs 13	I PCIE	
PCIE_RX13-	B37			
PCIE_TX14+	A25	PCI Express Transmit Output Differential Pairs 14	O PCIE	Supports PCI Express Base Specification, Revision 3.0
PCIE_TX14-	A26			
PCIE_RX14+	B25	PCI Express Receive Input Differential Pairs 14	I PCIE	
PCIE_RX14-	B26	The Express reserve input 2 merential rails re-		
PCIE_TX15+	A22	PCI Express Transmit Output Differential Pairs 15	O PCIE	Supports PCI Express Base Specification, Revision 3.0
PCIE_TX15-	A23		0.0.2	ouppoint i di Express duce oposimountary nominari
PCIE_RX15+	B22	PCI Express Receive Input Differential Pairs 15	I PCIE	
PCIE_RX15-	B23	Tot Express Receive input Billerendar Falls To	11.012	
PCIE_TX16+	D52	PCI Express Transmit Output Differential Pairs 16	O PCIE	Supports PCI Express Base Specification, Revision 3.0
PCIE_TX16-	D53	Tot Express transmit Susper Emerchant and to	0.012	apports i di Express suse opesimeation, nevision ete
PCIE_RX16+	C52	PCI Express Receive Input Differential Pairs 16	I PCIE	
PCIE_RX16-	C53	T of Express Receive input Billerendari and To		
PCIE_TX17+	D55	PCI Express Transmit Output Differential Pairs 17	O PCIE	Supports PCI Express Base Specification, Revision 3.0
PCIE_TX17-	D56	T CI Express transmit Output Differential Falls 17	OTCIL	Supports 1 of Express base specification, Revision 5.5
PCIE_RX17+	C55	PCI Express Receive Input Differential Pairs 17	I PCIE	
PCIE_RX17-	C56	T CI Express Receive input Differential Falls 17	I'I CIL	
PCIE_TX18+	D58	PCI Express Transmit Output Differential Pairs 18	O PCIE	Supports PCI Express Base Specification, Revision 3.0
PCIE_TX18-	D59			Jupports i Ci Express base Specification, Nevision 3.0
PCIE_RX18+	C58	PCI Express Receive Input Differential Pairs 18	I PCIE	
PCIE_RX18-	C59	T CI Express Receive input Differential Fairs 16	I I CIL	
PCIE_TX19+	D61	PCI Express Transmit Output Differential Pairs 19	O PCIE	Supports PCI Express Base Specification, Revision 3.0
PCIE_TX19+ PCIE_TX19-	D61	T CI Express Transmit Output Differential Fairs 19	OFCIE	Supports FCI Express base Specification, Revision 3.0
	C61	DCI F D D: ((I DOIE	
PCIE_RX19+	l l	PCI Express Receive Input Differential Pairs 19	I PCIE	
PCIE_RX19-	C62	DOLE T 100 1 100 1 100 100 100 100 100 100 1	0.0015	0
PCIE_TX20+	D65	PCI Express Transmit Output Differential Pairs 20	O PCIE	Supports PCI Express Base Specification, Revision 3.0
PCIE_TX20-	D66	2015	1.50.5	
PCIE_RX20+	C65	PCI Express Receive Input Differential Pairs 20	I PCIE	
PCIE_RX20-	C66			



PCIE_TX21+	D68	PCI Express Transmit Output Differential Pairs 21	O PCIE	Supports PCI Express Base Specification, Revision 3.0
PCIE_TX21-	D69			
PCIE_RX21+	C68	PCI Express Receive Input Differential Pairs 21	I PCIE	
PCIE_RX21-	C69			
PCIE_TX22+	D71	PCI Express Transmit Output Differential Pairs 22	O PCIE	Supports PCI Express Base Specification, Revision 3.0
PCIE_TX22-	D72			
PCIE_RX22+	C71	PCI Express Receive Input Differential Pairs 22	I PCIE	
PCIE_RX22-	C72			
PCIE_TX23+	D74	PCI Express Transmit Output Differential Pairs 23	O PCIE	Supports PCI Express Base Specification, Revision 3.0
PCIE_TX23-	D75			
PCIE_RX23+	C74	PCI Express Receive Input Differential Pairs 23	I PCIE	
PCIE_RX23-	C75			
PCIE_TX24+	D78	PCI Express Transmit Output Differential Pairs 24	O PCIE	Supports PCI Express Base Specification, Revision 3.0
PCIE_TX24-	D79			
PCIE_RX24+	C78	PCI Express Receive Input Differential Pairs 24	I PCIE	
PCIE_RX24-	C79	2015	0.50:5	
PCIE_TX25+	D81	PCI Express Transmit Output Differential Pairs 25	O PCIE	Supports PCI Express Base Specification, Revision 3.0
PCIE_TX25-	D82	2015		
PCIE_RX25+	C81 C82	PCI Express Receive Input Differential Pairs 25	I PCIE	
PCIE_RX25-		DOLE T :: 0 : D''' :: 1D :: 2/	O DOLE	
PCIE_TX26+ PCIE_TX26-	D85 D86	PCI Express Transmit Output Differential Pairs 26	O PCIE	Supports PCI Express Base Specification, Revision 3.0
	C85	PCI Express Receive Input Differential Pairs 26	I PCIE	
PCIE_RX26+ PCIE_RX26-	C85	PCI Express Receive Input Differential Pairs 26	ITPCIE	
PCIE_TX27+	D88	PCI Express Transmit Output Differential Pairs 27	O PCIE	Supports PCI Express Base Specification, Revision 3.0
PCIE_TX27+	D89	FCI Express Transmit Output Differential Fairs 27	OFCIE	Supports FCI Express base specification, Revision 3.0
PCIE_RX27+	C88	PCI Express Receive Input Differential Pairs 27	I PCIE	
PCIE_RX27-	C89	T CI Express Receive Input Differential Fairs 27	I I CIL	
PCIE_TX28+	D91	PCI Express Transmit Output Differential Pairs 28	O PCIE	Supports PCI Express Base Specification, Revision 3.0
PCIE_TX28-	D92	T CI Express Transmit Output Differential Fails 20	OTCIL	Supports 1 Cr Express base Specification, Nevision 3.0
PCIE_RX28+	C91	PCI Express Receive Input Differential Pairs 28	I PCIE	
PCIE_RX28-	C92	T GI EXPICES NECESTE INput Differential Falls 20	ITT CIL	
PCIE_TX29+	D94	PCI Express Transmit Output Differential Pairs 29	O PCIE	Supports PCI Express Base Specification, Revision 3.0
PCIE_TX29-	D95	T Of Express Transmit Output Differential Fairs 27	OTOIL	Supports For Express Base specification, Nevision 5.0
PCIE_RX29+	C94	PCI Express Receive Input Differential Pairs 29	I PCIE	
PCIE_RX29-	C95	To Express reserve input 2 merentian and 27		
PCIE_TX30+	D98	PCI Express Transmit Output Differential Pairs 30	O PCIE	Supports PCI Express Base Specification, Revision 3.0
PCIE_TX30-	D99			, , , , , , , , , , , , , , , , , , , ,
PCIE_RX30+	C98	PCI Express Receive Input Differential Pairs 30	I PCIE	
PCIE_RX30-	C99			
PCIE_TX31+	D101	PCI Express Transmit Output Differential Pairs 31	O PCIE	Supports PCI Express Base Specification, Revision 3.0
PCIE_TX31-	D102			
PCIE_RX31+	C101	PCI Express Receive Input Differential Pairs 31	I PCIE	
PCIE_RX31-	C102			



PCIE_CLK_REF+ PCIE_CLK_REF-	A88 A89	PCI Express Reference Clock output for all PCI Express and PCI Express Graphics Lanes.	O PCIE	A PCI Express Gen2/3 compliant clock buffer chip must be used on the carrier board if the design involves more than one PCI Express device.
--------------------------------	------------	--	--------	---

Table 20 USB 2. 0 Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
USB0+ USB0-	B46 B45	USB Port 0, differential data pair	1/0		USB 2.0 compliant. Backwards compatible to USB 1.1
USB1+ USB1-	A46 A45	USB Port 1, differential data pair	1/0		USB 2.0 compliant. Backwards compatible to USB 1.1
USB2+ USB2-	A43 A42	USB Port 2, differential data pair	1/0		USB 2.0 compliant. Backwards compatible to USB 1.1
USB3+ USB3-	B43 B42	USB Port 3, differential data pair	I/O		USB 2.0 compliant. Backwards compatible to USB 1.1
USB_0_1_OC#	B44	USB over-current sense, USB ports 0 and 1. A pull-up for this line shall be present on the module. An open drain driver from a USB current monitor on the carrier board may drive this line low.	I 3.3VSB	PU 10K 3.3VSB	Do not pull this line high on the carrier board.
USB_2_3_OC#	A44	USB over-current sense, USB ports 2 and 3. A pull-up for this line shall be present on the module. An open drain driver from a USB current monitor on the carrier board may drive this line low.	I 3.3VSB	PU 10K 3.3VSB	Do not pull this line high on the carrier board.
USB0_HOST_ PRSNT	B48	Module USB client may detect the presence of a USB host on USB0. A high values indicates that a host is present	I 3.3VSB		Not connected

Table 21 USB 3.0 Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
USB_SSRX0+	C4	Additional receive signal differential pairs for the Superspeed USB data path	I		
USB_SSRX0-	C3				
USB_SSTX0+	D4	Additional transmit signal differential pairs for the Superspeed USB data path	0		
USB_SSTX0-	D3				
USB_SSRX1+	C7	Additional receive signal differential pairs for the Superspeed USB data path	I		
USB_SSRX1-	C6				
USB_SSTX1+	D7	Additional transmit signal differential pairs for the Superspeed USB data path	0		
USB_SSTX1-	D6				
USB_SSRX2+	C10	Additional receive signal differential pairs for the Superspeed USB data path	1		
USB_SSRX2-	C9				
USB_SSTX2+	D10	Additional transmit signal differential pairs for the Superspeed USB data path	0		
USB_SSTX2-	D9				



Signal	Pin #	Description	I/O	PU/PD	Comment
USB_SSRX3+	C13	Additional receive signal differential pairs for the Superspeed USB data path	I		
USB_SSRX3-	C12				
USB_SSTX3+	D13	Additional transmit signal differential pairs for the Superspeed USB data path	0		
USB_SSTX3-	D12				

Table 22 LPC/eSPI Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
LPC_AD[0:3]	B4-B7	LPC multiplexed address, command and data bus	I/O 3.3V		
LPC_FRAME#	В3	LPC frame indicates the start of an LPC cycle	O 3.3V		
LPC_CLK	B10	LPC clock output - 24 MHz nominal	O 3.3V		
LPC_DRQ[0:1]#	B8-B9	LPC serial DMA request	I 3.3V	PU 10K 3.3V	Not connected
LPC_SERIRQ	A50	LPC serial interrupt	I/O OD 3.3V	PU 10K 3.3V	
SUS_STAT#	B18	In LPC mode, SUS_STAT# indicates imminent suspend operation. It is used to notify LPC devices that a low power state will be entered soon. LPC devices may need to preserve memory or isolate outputs during the low power state.	O 3.3V		
ESPI_EN#	B47	This signal is used by the Carrier to indicate the operating mode of the LPC/eSPI bus. If left unconnected on the carrier, LPC mode (default) is selected. If pulled to GND on the carrier, eSPI mode is selected. This signal is pulled to a logic high on the module through a resistor. The Carrier should only float this line or pull it low.	I 3.3V		Not connected

Table 23 SPI BIOS Flash Interface Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
SPI_CS#	B97	Chip select for Carrier Board SPI BIOS flash	O 3.3VSB		Carrier shall pull to SPI_POWER when
					external SPI is provided but not used.
SPI_MISO	A92	Data in to module from carrier board SPI BIOS flash	I 3.3VSB		
SPI_MOSI	A95	Data out from module to carrier board SPI BIOS flas	O 3.3VSB		
SPI_CLK	A94	Clock from module to carrier board SPI BIOS flash	O 3.3VSB		
SPI_POWER	A91	Power source for carrier board SPI BIOS flash. SPI_POWER shall be used to power	O 3.3VSB		
		SPI BIOS flash on the carrier only.			
BIOS_DIS0#	A34	Selection strap to determine the BIOS boot device	I 3.3VSB	PU 10K	
				3.3VSB	
BIOS_DIS1#	B88	Selection strap to determine the BIOS boot device	I 3.3VSB	PU 10K	
				3.3VSB	



Table 24 General Purpose Serial Interface Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
SERO_TX	A98	General purpose serial port transmitter	O 3.3V-T		
SERO_RX	A99	General purpose serial port receiver	I 3.3V-T	PU 47K5 3.3V	
SER1_TX	A101	General purpose serial port transmitter	O 3.3V-T		
SER1_RX	A102	General purpose serial port receiver	I 3.3V-T	PU 47K5 3.3V	

Table 25 I2C Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
I2C_CK	B33	General purpose I ² C port clock output	I/O 3.3V	PU 2K2 3.3VSB	
I2C_DAT	B34	General purpose I ² C port data I/O line	I/O 3.3V	PU 2K2 3.3VSB	

Table 26 Miscellaneous Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
SPKR	B32	Output for audio enunciator, the "speaker" in PC-AT systems	O 3.3V		SPKR is a boot strap signal (see note below)
WDT	B27	Output indicating that a watchdog time-out event has occurred.	O 3.3V	PD 10K	
FAN_PWMOUT	B101	Fan speed control. Uses the Pulse Width Modulation (PWM) technique to control the fan's RPM.	O OD 3.3V		
FAN_TACHIN	B102	Fan tachometer input.	I OD 3.3V	PU 10K 3.3V	Requires a fan with a two pulse output.
TPM_PP	A96	Physical Presence pin of Trusted Platform Module (TPM). Active high. TPM chip has an internal pull-down. This signal is used to indicate Physical Presence to the TPM.		PD 1K	



Some signals have special functionality during the reset process. They may bootstrap some basic important functions of the module.

Table 27 Power and System Management Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
PWRBTN#	B12	A falling edge creates a power button event. Power button events can be used to bring a system out of S5 soft off and other suspend states, as well as powering the system down.	I 3.3VSB	PU 10K 3.3VSB	
SYS_RESET#	B49	Reset button input. Active low input. Edge triggered. System will not be held in hardware reset while this input is kept low.	I 3.3VSB	PU 10K 3.3VSB	
CB_RESET#	B50	Reset output from module to Carrier Board. Active low. Issued by module chipset and may result from a low SYS_RESET# input, a low PWR_OK input, a VCC_12V power input that falls below the minimum specification, a watchdog timeout, or may be initiated by the module software.	O 3.3V		
PWR_OK	B24	Power OK from main power supply. A high value indicates that the power is good. This signal can be used to delay the startup of the of module to enable the programming of FPGAs or other configurable devices on the carrier board.	I 3.3V		Set by resistor divider to accept 3.3V.
SUS_STAT#	B18	Indicates imminent suspend operation; used to notify LPC devices. Not used in eSPI implementations.	O 3.3VSB	PU 10K 3.3VSB	
SUS_S3#	A15	Indicates system is in Suspend to RAM state. Active-low output. An inverted copy of SUS_S3# on the carrier board may be used to enable the non-standby power on a typical ATX power supply.	O 3.3VSB		Not supported. May be supported in the future
SUS_S4#	A18	Indicates system is in Suspend to Disk state. Active low output.	O 3.3VSB		
SUS_S5#	A24	Indicates system is in Soft Off state.	O 3.3VSB		
WAKE0#	B66	PCI Express wake up signal.	I 3.3VSB	PU 10K 3.3VSB	
WAKE1#	B67	General purpose wake up signal. May be used to implement wake-up on PS/2 keyboard or mouse activity.	I 3.3VSB	PU 10K 3.3VSB	
BATLOW#	A27	Runtime event of the battery sub-system.	I 3.3VSB	PU 10K 3.3VSB	Unlike in mobile platforms, the signal does not influence the power-up behavior of the module.
LID#	A103	Lid button. Used by the ACPI operating system for a LID switch.	I OD 3.3V	PU 10K 3.3VSB	
SLEEP#	B103	Sleep button. Used by the ACPI operating system to bring the system to sleep state or to wake it up again.	I OD 3.3V	PU 10K 3.3VSB	

Table 28 Rapid Shutdown Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
RAPID_	C67	Trigger for Rapid Shutdown. Must be driven to 5V though a <=50 ohm source	I 3.3V		Not connected.
SHUTDOWN		impedance for ≥ 20 µs.			



The conga-B7XD does not support Rapid Shutdown.



Table 29 Thermal Protection Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
THRM#	B35	Input from off-module temp sensor indicating an over-temp situation.	I 3.3V	PU 10K 3.3V	
THRMTRIP#	A35	Active low output indicating that the CPU has entered thermal shutdown.	O 3.3V		

Table 30 SMBus Signal Description

Signal	Pin #	Description	I/O	PU/PD	Comment
SMB_CK	B13	System Management Bus bidirectional clock line.	I/O 3.3VSB	PU 2k2 3.3VSB	
SMB_DAT#	B14	System Management Bus bidirectional data line.	I/O OD 3.3VSB	PU 2k2 3.3VSB	
SMB_ALERT#		System Management Bus Alert – active low input can be used to generate an SMI# (System Management Interrupt) or to wake the system.	I 3.3VSB	PU 2k2 3.3VSB	

Table 31 SDIO / General Purpose I/O Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
GPO0	A93	General purpose output pins. Shared with SD_CLK. Output from COM Express, input to SD	O 3.3V		
GPO1	B54	General purpose output pins. Shared with SD_CMD. Output from COM Express, input to SD	O 3.3V		
GPO2	B57	General purpose output pins. Shared with SD_WP. Output from COM Express, input to SD	O 3.3V		
GPO3	B63	General purpose output pins. Shared with SD_CD. Output from COM Express, input to SD	O 3.3V		
GPI0	A54	General purpose input pins. Pulled high internally on the module. Shared with SD_DATA0. Bidirectional signal	I 3.3V	PU 10K 3.3V	
GPI1	A63	General purpose input pins. Pulled high internally on the module. Shared with SD_DATA1. Bidirectional signal	I 3.3V	PU 10K 3.3V	
GPI2	A67	General purpose input pins. Pulled high internally on the module. Shared with SD_DATA2. Bidirectional signal	I 3.3V	PU 10K 3.3V	
GPI3	A85	General purpose input pins. Pulled high internally on the module. Shared with SD_DATA3. Bidirectional signal.	I 3.3V	PU 10K 3.3V	



The conga-B7XD does not support SDIO.



Table 32 Power and GND Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
VCC_12V	A104-A109 B104-B109 C104-C109 D104-D109	Primary power input: +12V nominal. All available VCC_12V pins on the connector(s) shall be used.	Р		
VCC_5V_SBY	B84-B87	Standby power input: +5.0V nominal. If VCC5_SBY is used, all available VCC_5V_SBY pins on the connector(s) shall be used. Only used for standby and suspend functions. May be left unconnected if these functions are not used in the system design.	Р		
VCC_RTC	A47	Real-time clock circuit-power input. Nominally +3.0V.	Р		
GND	A1, A11, A21, A31, A38, A41, A51, A57, A60, A66, A70, A73, A76, A79, A80, A83, A90, A100, A110, B11, B21, B31, B38, B41, B51, B60, B70, B73, B76, B79, B80, B83, B90, B100, B110 C1, C2, C5, C8, C11, C14, C21, C31, C41, C51, C60, C70, C73, C76, C80, C84, C87, C90, C93, C96, C100, C103, C110, D1, D2, D5, D8, D11, D14, D21, D31, D41, D51, D60, D67, D70, D73, D76, D80, D84, D87, D90, D93, D96, D100, D103, D110		P		



Table 33 Module Type Definition Signal Description

Signal	Pin #	Description	I/O	Comment			
TYPE0#	C54 C57 D57	The TYPE pins indicate to the Carrier Board the Pin-out Type that is implemented on the module. The pins are tied on the module to either ground (GND) or are no-connects (NC). For Pinout Type 1 and Type 10, these pins are don't care (X).					TYPE[0:2]# signals are available on all modules following the Type 2-6
		TYPE2#	TYPE1#	TYPE0#			Pinout standard. The conga-B7XD is based
		X NC NC NC NC SOND SOND SOND X The carrier boards	X NC NC GND GND NC NC NC X	X NC GND NC GND NC GND X	Pinout Type 1 (deprecated) Pinout Type 2 (deprecated) Pinout Type 3 (deprecated) Pinout Type 4 (deprecated) Pinout Type 5 (deprecated) Pinout Type 6 Pinout Type 7 Pinout Type 10 odule TYPE pins and keeps power off		on the COM Express Type 7 pinout, therefore pins C54 and D57 are connected to GND and pin C57 is not connected.
		(e.g deactivates the carrier board logic					
TYPE10#	A97	Dual use pin. Indic module is installed	PDS	Not connected to indicate "Pinout R2.0".			
		TYPE10#					
		NC PD Pinout R2.0 Pinout Type 10 pull down to ground with 4.7K resistor Pinout R1.0					
		This pin is reclaimed from VCC_12V pool. In R1.0 modules this pin will connect to other VCC_12V pins. In R2.0 this pin is defined as a no-connect for Types 1-6. A carrier can detect a R1.0 module by the presence of 12V on this pin. R2.0 module Types 1-6 will no-connect this pin. R3.0 module types 6 and 7 will no-connect this pin. Type 10 modules shall pull this pin to ground through a 4.7K resistor.					



8.2 A-B Connector Pinout

Table 34 Connector A-B Pinout

Pin	Row A	Pin	Row B	Pin	Row A	Pin	Row B
A1	GND (FIXED)	B1	GND (FIXED)	A56	PCIE_TX4-	B56	PCIE_RX4-
A2	GBE0_MDI3-	B2	GBE0_ACT#	A57	GND	B57	GPO2
A3	GBE0_MDI3+	В3	LPC_FRAME#/ESPI_CS0#	A58	PCIE_TX3+	B58	PCIE_RX3+
A4	GBE0_LINK100#	B4	LPC_AD0/ESPI_IO_0	A59	PCIE_TX3-	B59	PCIE_RX3-
A5	GBE0_LINK1000#	В5	LPC_AD1/ESPI_IO_1	A60	GND (FIXED)	B60	GND (FIXED)
A6	GBE0_MDI2-	В6	LPC_AD2/ESPI_IO_2	A61	PCIE_TX2+	B61	PCIE_RX2+
A7	GBE0_MDI2+	В7	LPC_AD3/ESPI_IO_3	A62	PCIE_TX2-	B62	PCIE_RX2-
A8	GBE0_LINK#	В8	LPC_DRQ0#/ESPI_ALERT0#	A63	GPI1	B63	GPO3
A9	GBE0_MDI1-	В9	LPC_DRQ1#/ESPI_ALERT1#	A64	PCIE_TX1+	B64	PCIE_RX1+
A10	GBE0_MDI1+	B10	LPC_CLK/ESPI_CK	A65	PCIE_TX1-	B65	PCIE_RX1-
A11	GND(FIXED)	B11	GND (FIXED)	A66	GND	B66	WAKE0#
A12	GBE0_MDI0-	B12	PWRBTN#	A67	GPI2	B67	WAKE1#
A13	GBE0_MDI0+	B13	SMB_CK	A68	PCIE_TX0+	B68	PCIE_RX0+
A14	GBE0_CTREF ¹	B14	SMB_DAT	A69	PCIE_TX0-	B69	PCIE_RX0-
A15	SUS_S3# ²	B15	SMB_ALERT#	A70	GND (FIXED)	B70	GND (FIXED)
A16	SATA0_TX+	B16	SATA1_TX+	A71	PCIE_TX8+	B71	PCIE_RX8+
A17	SATA0_TX-	B17	SATA1_TX-	A72	PCIE_TX8-	B72	PCIE_RX8-
A18	SUS_S4#	B18	SUS_STAT#/ESPI_RESET#	A73	GND	B73	GND
A19	SATA0_RX+	B19	SATA1_RX+	A74	PCIE_TX9+	B74	PCIE_RX9+
A20	SATA0_RX-	B20	SATA1_RX-	A75	PCIE_TX9-	B75	PCIE_RX9-
A21	GND (FIXED)	B21	GND (FIXED)	A76	GND	B76	GND
A22	PCIE_TX15+	B22	PCIE_RX15+	A77	PCIE_TX10+	B77	PCIE_RX10+
A23	PCIE_TX15-	B23	PCIE_RX15-	A78	PCIE_TX10-	B78	PCIE_RX10-
A24	SUS_S5#	B24	PWR_OK	A79	GND	B79	GND
A25	PCIE_TX14+	B25	PCIE_RX14+	A80	GND (FIXED)	B80	GND (FIXED)
A26	PCIE_TX14-	B26	PCIE_RX14-	A81	PCIE_TX11+	B81	PCIE_RX11+
A27	BATLOW#	B27	WDT	A82	PCIE_TX11-	B82	PCIE_RX11-
A28	(S)ATA_ACT#	B28	RSVD ¹	A83	GND	B83	GND
A29	RSVD ¹	B29	RSVD ¹	A84	NCSI_TX_EN	B84	VCC_5V_SBY
A30	RSVD ¹	B30	RSVD ¹	A85	GPI3	B85	VCC_5V_SBY



54/66

Pin	Row A	Pin	Row B	Pin	Row A	Pin	Row B
A31	GND (FIXED)	B31	GND (FIXED)	A86	RSVD ¹	B86	VCC_5V_SBY
A32	RSVD ¹	B32	SPKR	A87	RSVD ¹	B87	VCC_5V_SBY
A33	RSVD ¹	B33	I2C_CK	A88	PCIE_CK_REF+	B88	BIOS_DIS1#
A34	BIOS_DISO#/ESPI_SAFS	B34	I2C_DAT	A89	PCIE_CK_REF-	B89	NCSI_RX_ER
A35	THRMTRIP#	B35	THRM#	A90	GND (FIXED)	B90	GND (FIXED)
A36	PCIE_TX13+	B36	PCIE_RX13+	A91	SPI_POWER	B91	NCSI_CLK_IN
A37	PCIE_TX13-	B37	PCIE_RX13-	A92	SPI_MISO	B92	NCSI_RXD1
A38	GND	B38	GND	A93	GPO0	B93	NCSI_RXD0
A39	PCIE_TX12+	B39	PCIE_RX12+	A94	SPI_CLK	B94	NCSI_CRS_DV
A40	PCIE_TX12-	B40	PCIE_RX12-	A95	SPI_MOSI	B95	NCSI_TXD1
A41	GND (FIXED)	B41	GND (FIXED)	A96	TPM_PP	B96	NCSI_TXD0
A42	USB2-	B42	USB3-	A97	TYPE10# 1	B97	SPI_CS#
A43	USB2+	B43	USB3+	A98	SERO_TX	B98	NCSI_ARB_IN
A44	USB_2_3_OC#	B44	USB_0_1_OC#	A99	SERO_RX	B99	NCSI_ARB_OUT
A45	USB0-	B45	USB1-	A100	GND (FIXED)	B100	GND (FIXED)
A46	USB0+	B46	USB1+	A101	SER1_TX	B101	FAN_PWMOUT
A47	VCC_RTC	B47	ESPI_EN# ¹	A102	SER1_RX	B102	FAN_TACHIN
A48	RSVD ¹	B48	USB0_HOST_PRSNT 1	A103	LID#	B103	SLEEP#
A49	GBE0_SDP ¹	B49	SYS_RESET#	A104	VCC_12V	B104	VCC_12V
A50	LPC_SERIRQ/ESPI_CS1#	B50	CB_RESET#	A105	VCC_12V	B105	VCC_12V
A51	GND (FIXED)	B51	GND (FIXED)	A106	VCC_12V	B106	VCC_12V
A52	PCIE_TX5+	B52	PCIE_RX5+	A107	VCC_12V	B107	VCC_12V
A53	PCIE_TX5-	B53	PCIE_RX5-	A108	VCC_12V	B108	VCC_12V
A54	GPI0	B54	GPO1	A109	VCC_12V	B109	VCC_12V
A55	PCIE_TX4+	B55	PCIE_RX4+	A110	GND (FIXED)	B110	GND (FIXED)



^{1.} Not connected on the conga-B7XD.



^{2.} Not supported on the conga-B7XD.

8.3 C-D Connector Pinout

Table 35 Connector C-D Pinout

Pin	Row C	Pin	Row D	Pin	Row C	Pin	Row D
C1	GND (FIXED)	D1	GND (FIXED)	C56	PCIE_RX17-	D56	PCIE_TX17-
C2	GND	D2	GND	C57	TYPE1#	D57	TYPE2#
C3	USB_SSRX0-	D3	USB_SSTX0-	C58	PCIE_RX18+	D58	PCIE_TX18+
C4	USB_SSRX0+	D4	USB_SSTX0+	C59	PCIE_RX18-	D59	PCIE_TX18-
C5	GND	D5	GND	C60	GND (FIXED)	D60	GND (FIXED)
C6	USB_SSRX1-	D6	USB_SSTX1-	C61	PCIE_RX19+	D61	PCIE_TX19+
C7	USB_SSRX1+	D7	USB_SSTX1+	C62	PCIE_RX19-	D62	PCIE_TX19-
C8	GND	D8	GND	C63	RSVD	D63	RSVD
C9	USB_SSRX2-	D9	USB_SSTX2-	C64	RSVD	D64	RSVD
C10	USB_SSRX2+	D10	USB_SSTX2+	C65	PCIE_RX20+	D65	PCIE_TX20+
C11	GND(FIXED)	D11	GND (FIXED)	C66	PCIE_RX20-	D66	PCIE_TX20-
C12	USB_SSRX3-	D12	USB_SSTX3-	C67	RAPID_SHUTDOWN	D67	GND
C13	USB_SSRX3+	D13	USB_SSTX3+	C68	PCIE_RX21+	D68	PCIE_TX21+
C14	GND	D14	GND	C69	PCIE_RX21-	D69	PCIE_TX21-
C15	10G_PHY_MDC_SCL3 ¹	D15	10G_PHY_MDIO_SDA3 1	C70	GND (FIXED)	D70	GND (FIXED)
C16	10G_PHY_MDC_SCL2 11	D16	10G_PHY_MDIO_SDA2 1	C71	PCIE_RX22+	D71	PCIE_TX22+
C17	10G_SDP2 ¹	D17	10G_SDP3 ¹	C72	PCIE_RX22-	D72	PCIE_TX22-
C18	GND	D18	GND	C73	GND	D73	GND
C19	PCIE_RX6+	D19	PCIE_TX6+	C74	PCIE_RX23+	D74	PCIE_TX23+
C20	PCIE_RX6-	D20	PCIE_TX6-	C75	PCIE_RX23-	D75	PCIE_TX23-
C21	GND (FIXED)	D21	GND (FIXED)	C76	GND	D76	GND
C22	PCIE_RX7+	D22	PCIE_TX7+	C77	RSVD	D77	RSVD
C23	PCIE_RX7-	D23	PCIE_TX7-	C78	PCIE_RX24+	D78	PCIE_TX24+
C24	10G_INT2	D24	10G_INT3	C79	PCIE_RX24-	D79	PCIE_TX24-
C25	GND	D25	GND	C80	GND (FIXED)	D80	GND (FIXED)
C26	10G_KR_RX3+ 1	D26	10G_KR_TX3+ 1	C81	PCIE_RX25+	D81	PCIE_TX25+
C27	10G_KR_RX3-1	D27	10G_KR_TX3- 1	C82	PCIE_RX25-	D82	PCIE_TX25-
C28	GND	D28	GND	C83	RSVD	D83	RSVD
C29	10G_KR_RX2+ 1	D29	10G_KR_TX2+ 1	C84	GND	D84	GND
C30	10G_KR_RX2- 1	D30	10G_KR_TX2- 1	C85	PCIE_RX26+	D85	PCIE_TX26+



Pin	Row C	Pin	Row D	Pin	Row C	Pin	Row D
C31	GND (FIXED)	D31	GND (FIXED)	C86	PCIE_RX26-	D86	PCIE_TX26-
C32	10G_SFP_SDA3 ¹	D32	10G_SFP_SCL3 ¹	C87	GND	D87	GND
C33	10G_SFP_SDA2 ¹	D33	10G_SFP_SCL2 ¹	C88	PCIE_RX27+	D88	PCIE_TX27+
C34	10G_PHY_RST_23 ¹	D34	10G_PHY_CAP_23 ¹	C89	PCIE_RX27-	D89	PCIE_TX27-
C35	10G_PHY_RST_01	D35	10G_PHY_CAP_01	C90	GND (FIXED)	D90	GND (FIXED)
C36	10G_LED_SDA	D36	RSVD ¹	C91	PCIE_RX28+	D91	PCIE_TX28+
C37	10G_LED_SCL	D37	RSVD ¹	C92	PCIE_RX28-	D92	PCIE_TX28-
C38	10G_SFP_SDA1	D38	10G_SFP_SCL1	C93	GND	D93	GND
C39	10G_SFP_SDA0	D39	10G_SFP_SCL0	C94	PCIE_RX29+	D94	PCIE_TX29+
C40	10G_SDP0	D40	10G_SDP1	C95	PCIE_RX29-	D95	PCIE_TX29-
C41	GND (FIXED)	D41	GND (FIXED)	C96	GND	D96	GND
C42	10G_KR_RX1+	D42	10G_KR_TX1+	C97	RSVD	D97	RSVD
C43	10G_KR_RX1-	D43	10G_KR_TX1-	C98	PCIE_RX30+	D98	PCIE_TX30+
C44	GND	D44	GND	C99	PCIE_RX30-	D99	PCIE_TX30-
C45	10G_PHY_MDC_SCL1	D45	10G_PHY_MDIO_SDA1	C100	GND (FIXED)	D100	GND (FIXED)
C46	10G_PHY_MDC_SCL0	D46	10G_PHY_MDIO_SDA0	C101	PCIE_RX31+	D101	PCIE_TX31+
C47	10G_INT0	D47	10G_INT1	C102	PCIE_RX31-	D102	PCIE_TX31-
C48	GND	D48	GND	C103	GND	D103	GND
C49	10G_KR_RX0+	D49	10G_KR_TX0+	C104	VCC_12V	D104	VCC_12V
C50	10G_KR_RX0-	D50	10G_KR_TX0-	C105	VCC_12V	D105	VCC_12V
C51	GND (FIXED)	D51	GND(FIXED)	C106	VCC_12V	D106	VCC_12V
C52	PCIE_RX16+	D52	PCIE_TX16+	C107	VCC_12V	D107	VCC_12V
C53	PCIE_RX16-	D53	PCIE_TX16-	C108	VCC_12V	D108	VCC_12V
C54	TYPE0#	D54	RSVD ¹	C109	VCC_12V	D109	VCC_12V
C55	PCIE_RX17+	D55	PCIE_TX17+	C110	GND (FIXED)	D110	GND (FIXED)



^{1.} Not connected on the conga-B7XD.



8.4 Boot Strap Signals

Table 36 Boot Strap Signal Descriptions

Signal	Pin #	Description of Boot Strap Signal	I/O	PU/PD	Comment
SPKR	B32	Output for audio enunciator, the "speaker" in PC-AT systems	13.3V		
NCSI_ARB_OUT	B99	NC-SI hardware arbitration output	O 3.3V	PU 10K	
SER1_TX	A99	Transmitter output for UART port 1 (serial transmit data)	13.3V	PD 5.1K	
NCSI_RXD1	B92	NC-SI receive data	O 3.3V	PD 5.1K	



The signals listed in the table above are used as chipset configuration straps during system reset. In this condition (during reset), the COM Express or chipset internally implemented resistors pull these signals to the correct state.



No external DC loads or external pull-up or pull-down resistors should change the configuration of the signals listed in the above table. External resistors may override the internal strap states and cause the COM Express module to mulfunction or cause irreparable damage to the module.



9 System Resources

9.1 I/O Address Assignment

The following I/O ranges are used in the conga-B7XD module:

9.1.1 LPC Bus

Table 37 SoC I/O Range

Device	IO Address
DMA Controller	00h – 1Fh, C0h – DFh
8259 Master	20h-21h, 24h-25h, 28h-29h, 2Ch-2Dh, 30h-31h, 34h-35h, 38h-39h, 3Ch-3Dh,
Super I/O Decode Address	2E-2F, 4E-4F
8254s	40h-43h, 50h-53h
PS2 Control	60h, 64h,
NMI Controller	61h, 63h, 65h, 67h
RTC	70h-77h
Postcode (Port 80h)	80h-8Fh
INIT Register	92h
8259 Slave	A0h- A1h, A4h-A5h, A8h-A9h, ACh-ADh, B0h-B1h, B4h-B5h, B8h-B9h, BCh-BDh, 4D0h-4D1h
Legacy PCI Bus	CF8h-CFFh
Reset Control	CF9h
Active Power Management	B2h-B3h
ACPI Base Address	400h – 47Fh
GPIO Base Address	500h – 57Fh
Sata Controller (IDE Mode)	170h – 177h, 1F0h – 1F7h, 376h, 3F6h
SCU UART1	3F8h – 3FFh
SCU UART2	2F8h – 2FFh



9.1.2 congatec Board Controller I/O Range

Device	IO Address
congatec Board Controller	E00h - EFFh

9.1.3 ASPEED Microcontroller I/O Range

Device	IO Address
Serial Port 1 (UART1)	3F8-3FF, 2F8-2FF, 3E8-3EF, 2E8-2EF
Serial Port 2 (UART2)	3E8-3EF, 2E8-2EF
Serial Port 3 (UART3)	3E8-3EF, 2E8-2EF, 2F0-2F8, 2E0-2E8
Serial Port 4 (UART4)	2E8-2EF, 3E8-3EF, 2F0-2F8, 2E0-2E8
Software Wake Control	A00-A3F
Mailbox	A40-A4F
Keyboard Controller Style Interface (BMC)	CA0-CAF

9.2 PCI Configuration Space Map

Table 38 PCI Configuration Space Map

Bus Number (hex)	Device Number (hex)	Function Number (hex)	Description
00h	00h	00h	Intel Host Bridge
00h	01h	00h	Intel PCI-to-PCI Bridge
00h(1)	01h	01h	Intel PCI-to-PCI Bridge
00h	02h	00h	Intel PCI-to-PCI Bridge
00h	02h	02h	Intel PCI-to-PCI Bridge
00h	03h	00h	Intel PCI-to-PCI Bridge
00h ¹	03h	01h	Intel PCI-to-PCI Bridge
00h ¹	03h	02h	Intel PCI-to-PCI Bridge
00h ¹	03h	03h	Intel PCI-to-PCI Bridge
00h	05h	00h	Intel System Peripherals
00h	05h	01h	Intel System Peripherals
00h	05h	02h	Intel System Peripherals



00h	05h	04h	Intel I/O(x) APIC
00h	14h	00h	Intel USB 3.0 XHCI Controller
00h	16h	00h	Intel Communication Device
00h	16h	01h	Intel Communication Device
00h	1Ch	00h	Intel PCI-to-PCI Bridge
00h ¹	1Ch	01h	Intel PCI-to-PCI Bridge
00h ¹	1Ch	02h	Intel PCI-to-PCI Bridge
00h ¹	1Ch	03h	Intel PCI-to-PCI Bridge
00h	1Ch	04h	Intel PCI-to-PCI Bridge
00h ¹	1Ch	05h	Intel PCI-to-PCI Bridge
00h ¹	1Ch	06h	Intel PCI-to-PCI Bridge
00h ¹	1Ch	07h	Intel PCI-to-PCI Bridge
00h	1Dh	00h	Intel USB 2.0 EHCI
00h	1Fh	00h	Intel ISA Bridge
00h	1Fh	02h	Intel AHCI Controller/Intel IDE Controller
00h	1Fh	03h	Intel SMBUS
03h ²	00h	00h	Intel System Peripherals
03h ²	00h	01h	Intel System Peripherals
03h ²	00h	02h	Intel System Peripherals
03h ²	00h	03h	Intel System Peripherals
04h ²	00h	00h	Intel Ethernet Controller (x552 10 Gbe)
04h ²	00h	01h	Intel Ethernet Controller (x552 10 Gbe)
00h	1Fh	02h	Intel AHCI Controller/Intel IDE Controller
0Ch ^{2, 3}	00h	00h	PCI-to-PCI Bridge (Aspeed)
0Dh ^{2, 3}	00h	00h	VGA Controller (Aspeed)
10h	00h	00h	Intel Ethernet Controller (i210 Gbe)
0FFh	0Bh	00h	Intel System Peripherals
0FFh	0Bh	01h	Intel Performance counters
0FFh	0Bh	02h	Intel Performance counters
0FFh	0Bh	03h	Intel System Peripherals
0FFh	0Ch	00h	Intel System Peripherals
0FFh	0Ch	01h	Intel System Peripherals
0FFh	0Ch	02h	Intel System Peripherals
0FFh	0Ch	03h	Intel System Peripherals



0FFh	0Ch	04h	Intel System Peripherals
OFFh	0Ch	05h	Intel System Peripherals
OFFh	0Ch	06h	Intel System Peripherals
OFFh	0Ch	07h	Intel System Peripherals
0FFh	OFh	00h	Intel System Peripherals
OFFh	OFh	04h	Intel System Peripherals
0FFh	OFh	05h	Intel System Peripherals
0FFh	OFh	06h	Intel System Peripherals
0FFh	10h	00h	Intel System Peripherals
OFFh	10h	01h	Intel System Peripherals
0FFh	10h	05h	Intel System Peripherals
OFFh	10h	06h	Intel System Peripherals
OFFh	10h	07h	Intel System Peripherals
OFFh	12h	00h	Intel System Peripherals
OFFh	12h	01h	Intel Performance Counters
OFFh	13h	00h	Intel System Peripherals
0FFh	13h	01h	Intel System Peripherals
OFFh	13h	02h	Intel System Peripherals
0FFh	13h	03h	Intel System Peripherals
OFFh	13h	04h	Intel System Peripherals
OFFh	13h	05h	Intel System Peripherals
OFFh	13h	06h	Intel System Peripherals
OFFh	13h	07h	Intel System Peripherals
OFFh	14h	00h	Intel System Peripherals
0FFh	14h	01h	Intel System Peripherals
OFFh	14h	02h	Intel System Peripherals
OFFh	14h	03h	Intel System Peripherals
0FFh	14h	04h	Intel System Peripherals
OFFh	14h	05h	Intel System Peripherals
0FFh	14h	06h	Intel System Peripherals
0FFh	14h	07h	Intel System Peripherals
0FFh	15h	00h	Intel System Peripherals
0FFh	15h	01h	Intel System Peripherals
0FFh	15h	02h	Intel System Peripherals



0FFh	15h	03h	Intel System Peripherals
0FFh	1Eh	00h	Intel System Peripherals
0FFh	1Eh	01h	Intel System Peripherals
0FFh	1Eh	02h	Intel System Peripherals
0FFh	1Eh	03h	Intel System Peripherals
0FFh	1Eh	04h	Intel System Peripherals
0FFh	1Fh	00h	Intel System Peripherals
0FFh	1Fh	02h	Intel System Peripherals



- ^{1.} This PCI to PCI bridge device may disappear when PCI lanes are combined.
- ² The bus number may change when devices are connected to the PCI to PCI bridge.
- ^{3.} These devices are not available if the ASPEED 2500 BMC is not implemented on the carrier board.

9.3 I²C Bus

There are no onboard resources connected to the I²C bus. Address 16h is reserved for congatec Battery Management solutions.

9.4 SM Bus

System Management (SM) bus signals are connected to the Intel® SoC. The SM bus is not intended to be used by off-board non-system management devices. For more information about this subject, contact congatec technical support.



10 BIOS Setup Description

10.1 Navigating the BIOS Setup Menu

The BIOS setup menu shows the features and options supported in the congatec BIOS. To access and navigate the BIOS setup menu, press the or <F2> key during POST.

The right frame displays the key legend. Above the key legend is an area reserved for text messages. These text messages explain the options and the possible impacts when changing the selected option in the left frame.

10.2 BIOS Versions

The BIOS displays the BIOS project name and the revision code during POST, and on the main setup screen. The initial production BIOS for conga-B7XD is identified as TSDER1xx, where:

- R is the identifier for a BIOS binary file,
- 1 is the so called feature number and
- xx is the major and minor revision number.

The conga-B7XD BIOS binary size is 16 MB.

10.3 Updating the BIOS

OEMs often use BIOS updates to correct platform issues discovered after the board has been shipped or when new features are added to the BIOS. The conga-B7XD uses a congatec/AMI AptioEFI firmware, which is stored in an onboard flash ROM chip and can be updated using the congatec System Utility. The utility has five versions—UEFI shell, DOS based command line, Win32 command line, Win32 GUI, and Linux version.

For more information about "Updating the BIOS" refer to the user's guide for the congatec System Utility "CGUTLm1x.pdf" on the congatec website at www.congatec.com.



10.4 Supported Flash Devices

The conga-B7XD supports the following flash devices:

• Winbond W25Q128JVSIQ (16 MB)

• Macronix MX25L12835FM2I-10G (16 MB)

• GigaDevice GD25Q127CSIGR (16 MB)

The flash devices listed above can be used on the carrier board to support external BIOS. For more information about external BIOS support, refer to the Application Note AN7_External_BIOS_Update.pdf on the congatec website at http://www.congatec.com.



11 Industry Specifications

Table 39 References

Specification	Link	
Universal Serial Bus (USB) Specification, Revision 2.0	http://www.usb.org/home	
Serial ATA Specification, Revision 3.0	http://www.serialata.org	
PICMG® COM Express Module™ Base Specification	http://www.picmg.org/	
PCI Express Base Specification, Revision 3.0	http://www.pcisig.com/specifications	

