


conga-TCRP1

COM Express® 3.1 Type 6 Compact Module with AMD Ryzen™ Embedded P100 Series Processors



User's Guide

Revision 0.01 (**Preliminary**)

Revision History

Revision	Date (yyyy-mm-dd)	Author	Changes
0.01	2026-07-16	HSU	Preliminary release

Preface

This user's guide provides information about the components, features, connectors and system resources available on the conga-TCRP1. It is one of three documents that should be referred to when designing a COM Express® application. The other reference documents that should be used include the following:

- COM Express® Module Base Specification
- COM Express® Carrier Design Guide

These documents are available on the PICMG website at www.picmg.org.

Ensure regular consultation of the customer login area at www.congatec.com and the congatec customer knowledge base at wiki.congatec.com for the most recent and legally binding product-related documents—such as errata sheets, known issues, and Product Change Notifications (PCNs).

Additionally, refer to the official websites of the respective silicon vendors for further information, including general chip limitations, errata sheets, sighting reports, and other technical or regulatory updates. These documents may contain mandatory and legally relevant information concerning product usage, compliance, and performance.

Software Licenses

Notice Regarding Open Source Software

The congatec products contain Open Source software that has been released by programmers under specific licensing requirements such as the "General Public License" (GPL) Version 2 or 3, the "Lesser General Public License" (LGPL), the "ApacheLicense" or similar licenses.

You can find the specific details at <https://www.congatec.com/en/licenses/>. Search for the revision of the BIOS/UEFI or Board Controller Software (as shown in the POST screen or BIOS setup) to get the complete product related license information. To the extent that any accompanying material such as instruction manuals, handbooks etc. contain copyright notices, conditions of use or licensing requirements that contradict any applicable Open Source license, these conditions are inapplicable.

The use and distribution of any Open Source software contained in the product is exclusively governed by the respective Open Source license. The Open Source software is provided by its programmers without ANY WARRANTY, whether implied or expressed, of any fitness for a particular purpose, and the programmers DECLINE ALL LIABILITY for damages, direct or indirect, that result from the use of this software.

OEM/ CGUTL BIOS

BIOS/UEFI modified by customer via the congatec System Utility (CGUTL) is subject to the same license as the BIOS/UEFI it is based on. You can find the specific details at <https://www.congatec.com/en/licenses/>.

Disclaimer

The information contained within this user's guide, including but not limited to any product specification, is subject to change without notice.

congatec GmbH provides no warranty with regard to this user's guide or any other information contained herein and hereby expressly disclaims any implied warranties of merchantability or fitness for any particular purpose with regard to any of the foregoing. congatec GmbH assumes no liability for any damages incurred directly or indirectly from any technical or typographical errors or omissions contained herein or for discrepancies between the product and the user's guide. In no event shall congatec GmbH be liable for any incidental, consequential, special, or exemplary damages, whether based on tort, contract or otherwise, arising out of or in connection with this user's guide or any other information contained herein or the use thereof.

Intended Audience

This user's guide is intended for technically qualified personnel. It is not intended for general audiences.

RoHS Directive

All congatec GmbH designs comply with EU RoHS Directive 2011/65/EU and Delegated Directive 2015/863.

WEEE Directive



To comply with Directive 2012/19/EU on Waste Electrical and Electronic Equipment (WEEE), ensure that this product is disposed of correctly at the end of its lifecycle. Customers are required to take electrical and electronic equipment to designated collection facilities separate from unsorted municipal waste, following applicable regional laws.

Proper disposal through designated collection points allows for the recycling, recovery, and reuse of valuable materials, supporting a more efficient use of resources and reducing environmental impact.



Standalone congatec components, such as modules, carrier boards, and cooling solutions are designed to function only within other products. WEEE registration for the complete product must be completed by the entity placing the final product on the market.

Electrostatic Sensitive Device



All congatec GmbH products are electrostatic sensitive devices. They are enclosed in static shielding bags, and shipped enclosed in secondary packaging (protective packaging). The secondary packaging does not provide electrostatic protection.

Do not remove the device from the static shielding bag or handle it, except at an electrostatic-free workstation. Also, do not ship or store electronic devices near strong electrostatic, electromagnetic, magnetic, or radioactive fields unless the device is contained within its original packaging. Be aware that failure to comply with these guidelines will void the congatec GmbH Limited Warranty.

Copyright Notice

Copyright © 2026, congatec GmbH. All rights reserved. All text, pictures and graphics are protected by copyrights. No copying is permitted without written permission from congatec GmbH.

congatec GmbH has made every attempt to ensure that the information in this document is accurate yet the information contained within is supplied "as-is".

Symbols

The following symbols are used in this user's guide:



Warning

Warnings indicate conditions that, if not observed, can cause personal injury.



Caution

Cautions warn the user about how to prevent damage to hardware or loss of data.



Note

Notes call attention to important information that should be observed.

Trademarks

Product names, logos, brands, and other trademarks featured or referred to within this user's guide, or the congatec website, are the property of their respective trademark holders. These trademark holders are not affiliated with congatec GmbH, our products, or our website.

Certification

congatec GmbH is certified to DIN EN ISO 9001, 14001, 27001, and 37301.

Warranty

congatec GmbH makes no representation, warranty or guaranty, express or implied regarding the products except its standard form of limited warranty ("Limited Warranty") per the terms and conditions of the congatec entity, which the product is delivered from. These terms and conditions can be downloaded from www.congatec.com. congatec GmbH may in its sole discretion modify its Limited Warranty at any time and from time to time.

The products may include software. Use of the software is subject to the terms and conditions set out in the respective owner's license agreements, which are available at www.congatec.com and/or upon request.

Beginning on the date of shipment to its direct customer and continuing for the published warranty period, congatec GmbH represents that the products are new and warrants that each product failing to function properly under normal use, due to a defect in materials or workmanship or due to non conformance to the agreed upon specifications, will be repaired or exchanged, at congatec's option and expense.

Customer will obtain a Return Material Authorization ("RMA") number from congatec GmbH prior to returning the non conforming product freight prepaid. congatec GmbH will pay for transporting the repaired or exchanged product to the customer.

Repaired, replaced or exchanged product will be warranted for the repair warranty period in effect as of the date the repaired, exchanged or replaced product is shipped by congatec, or the remainder of the original warranty, whichever is longer. This Limited Warranty extends to congatec's direct customer only and is not assignable or transferable.

Except as set forth in writing in the Limited Warranty, congatec makes no performance representations, warranties, or guarantees, either express or implied, oral or written, with respect to the products, including without limitation any implied warranty (a) of merchantability, (b) of fitness for a particular purpose, or (c) arising from course of performance, course of dealing, or usage of trade.

congatec GmbH shall in no event be liable to the end user for collateral or consequential damages of any kind. congatec shall not otherwise be liable for loss, damage or expense directly or indirectly arising from the use of the product or from any other cause. The sole and exclusive remedy against congatec, whether a claim sound in contract, warranty, tort or any other legal theory, shall be repair or replacement of the product only.

Technical Support

congatec GmbH technicians and engineers are committed to providing the best possible technical support for our customers so that our products can be easily used and implemented. We request that you first visit our website at www.congatec.com for the latest documentation, utilities and drivers, which have been made available to assist you. If you still require assistance after visiting our website then contact our technical support department by email at support@congatec.com.

Terminology

Term	Description
cBC	congatec Board Controller
CSA	Active Cooling Solution
CSP	Passive Cooling Solution
cTDP	Configurable Thermal Design Power
DSC	Display Stream Compression
DTR	Dynamic Temperature Range
eDP	Embedded DisplayPort
DDI	Digital Display Interface
GB	Gigabyte
GHz	Gigahertz
HDA	High Definition Audio
HBR	High Bit Rate
HSP	Heatspreader
kB	Kilobyte
kHz	Kilohertz
MB	Megabyte
Mbit	Megabit
MHz	Megahertz
N.A.	Not available
N.C.	Not connected
OEM	Original Equipment Manufacturer
PCIe	PCI Express
PCH	Platform Controller Hub
PEG	PCI Express Graphics
SATA	Serial ATA
TBD	To be determined
TCC	Time Coordinated Computing
TDP	Thermal Design Power
TSN	Time Sensitive Networking
UHBR	Ultra High Bit Rate

Contents

1	Introduction	11	5.3.1	DP++	31
1.1	COM Express® Concept.....	11	5.3.2	LVDS/eDP.....	31
1.2	Options Information.....	12	5.4	SATA	32
2	Specifications.....	14	5.5	Optional NVMe SSD	32
2.1	Feature List	14	5.6	USB 2.0	32
2.2	Supported Operating Systems	15	5.6.1	USB 3.2	32
2.3	Mechanical Dimensions	15	5.7	NBASE-T Ethernet	33
2.4	Supply Voltage Standard Power	16	5.8	High Definition Audio (HDA)	33
2.4.1	Electrical Characteristics	16	5.9	General Purpose SPI	34
2.4.2	Rise Time	16	5.10	SPI	34
2.5	Power Consumption	16	5.10.1	BIOS Flash Selection.....	34
2.6	Supply Voltage Battery Power	18	5.11	UART.....	34
2.7	Environmental Specifications.....	18	5.12	LPC Bus.....	35
2.8	Storage Specifications	19	5.13	I²C Bus	35
2.8.1	Module.....	19	5.14	GPIOs.....	35
2.8.2	Cooling Solutions.....	19	5.15	SMBus	36
3	Block Diagram.....	20	5.16	Power Control	37
4	Cooling Solutions.....	21	5.16.1	Power Management.....	39
4.1	CSA Dimensions	23	5.16.2	Inrush Current	39
4.1.1	051850 and 051851	23	6	Additional Features.....	40
4.1.2	051860 and 051861	24	6.1	conga-zones (Formerly Known as RTS Hypervisor).....	40
4.2	CSP Dimensions.....	25	6.2	congatec Board Controller (cBC)	40
4.2.1	051852 and 051853	25	6.2.1	Board Information	41
4.2.2	051862 and 051863	26	6.2.2	Watchdog	41
4.3	HSP Dimensions.....	27	6.2.3	Power Loss Control	42
4.3.1	051854 and 051855	27	6.2.4	Fan Control	42
4.3.2	051864 and 051865	28	6.2.5	Enhanced Soft-Off State (S5e)	43
5	Connector Rows.....	29	6.3	OEM BIOS Customization.....	43
5.1	PCI Express (PCIe).....	29	6.3.1	OEM Default Settings.....	43
5.2	PCI Express Graphics (PEG)	30	6.3.2	OEM Boot Logo.....	43
5.3	Display Interfaces.....	30	6.3.3	OEM POST Logo	43
			6.3.4	OEM DXE Driver	44
			6.4	congatec Battery Management Interface	44
			6.5	API Support (CGOS)	44

6.6	TPM.....	44
7	conga Tech Notes.....	45
7.1	Thermal Management	45
7.2	ACPI Suspend Modes and Resume Events.....	46
7.3	Memory Population Rules.....	46
8	Signal Descriptions and Pinout Tables.....	47
8.1	Connector Signal Descriptions	48
9	System Resources	69
10	BIOS Setup Description	70
10.1	Navigating the BIOS Setup Menu	70
10.2	BIOS Versions.....	70
10.3	Updating the BIOS.....	71
10.3.1	Update from External Flash	71
10.4	Supported Flash Devices	71

List of Tables

Table 1	COM Express® 3.1 Pinout Types	11	Table 35	General Purpose I/O Signal Descriptions	64
Table 2	Commercial Variants	12	Table 36	Power and System Management Signal Descriptions	64
Table 3	Industrial Variants	13	Table 37	Rapid Shutdown Signal Descriptions	65
Table 4	Feature Summary	14	Table 38	Thermal Protection Signal Descriptions	65
Table 5	Overview of Type 6 Limitations	16	Table 39	SMBus Signal Description	65
Table 6	Measurement Description	17	Table 40	General Purpose Serial Interface Signal Descriptions	66
Table 7	Power Consumption Values (Base TDP)	17	Table 41	General Purpose SPI Signal Descriptions	66
Table 8	CMOS Battery Power Consumption	18	Table 42	Module Type Definition Signal Description	67
Table 9	Cooling Solutions for the Processor Variants ¹ P185, P174, P164, P185i, P174i, P164i	21	Table 43	Power and GND Signal Descriptions	68
Table 10	Cooling Solutions for the Processor Variants ¹ P132, P121, P132i, P121i	21			
Table 11	Supported PCIe Link Configurations	29			
Table 12	Supported PEG Link Configurations	30			
Table 13	Display Combination and Resolution	30			
Table 14	NBASE-T Ethernet LED Description	33			
Table 15	BIOS Select Options	34			
Table 16	Reserved I2C Addresses	35			
Table 17	Reserved SMBus Addresses	36			
Table 18	Inrush Current	39			
Table 19	Wake Events	46			
Table 20	Signal Tables Terminology Descriptions	47			
Table 21	Connector A–B Pinout	48			
Table 22	Connector C–D Pinout	50			
Table 23	PCI Express Signal Descriptions (General Purpose)	52			
Table 24	PCI Express Signal Descriptions (x16 Graphics)	53			
Table 25	DDI Signal Description	55			
Table 26	Embedded DisplayPort Signal Descriptions	57			
Table 27	LVDS Signal Descriptions	57			
Table 28	SATA Signal Descriptions	59			
Table 29	USB 3.x Signal Descriptions	59			
Table 30	NBASE-T Ethernet Signal Descriptions	61			
Table 31	High Definition Audio Signals Descriptions	62			
Table 32	LPC Signal Descriptions	62			
Table 33	SPI BIOS Flash Interface Signal Descriptions	63			
Table 34	Miscellaneous Signal Descriptions	63			

1 Introduction

1.1 COM Express® Concept

COM Express® is an open industry standard defined specifically for COMs (computer on modules). Its creation makes it possible to smoothly transition from legacy interfaces to the newest technologies available today. COM Express® modules are available in following form factors:

- Mini 84 mm x 55 mm
- Compact 95 mm x 95 mm
- Basic 125 mm x 95 mm
- Extended 155 mm x 110 mm

Table 1 COM Express® 3.1 Pinout Types

Types	Connector Rows	PCIe Lanes	PEG	SATA Ports	LAN ports	USB 2.0/ SuperSpeed USB	USB4	Display Interfaces
Type 6	A-B C-D	Up to 24	1	Up to 4	1 x NBASE-T	Up to 8 / 4 ¹	Up to 2	VGA, LVDS/eDP, 3x DDI
Type 7	A-B C-D	Up to 32	-	Up to 2	1x NBASE-T, 4x 10GBASE-KR	Up to 4 / 4 ¹	-	
Type 10	A-B	Up to 4	-	Up to 2	1x NBASE-T	Up to 8 / 2 ¹	-	LVDS/eDP, 1x DDI

¹ The SuperSpeed USB ports (USB 3.2) are not in addition to the USB 2.0 ports. Up to 4 of the USB 2.0 ports can support SuperSpeed USB.

The conga-TCRP1 modules use the Type 6 pinout definition and comply with COM Express® 3.1 specification. They are equipped with two high performance connectors that ensure stable data throughput.

The COM integrates all the core components and is mounted onto an application specific carrier board. COM modules are legacy-free design (no Super I/O, PS/2 keyboard and mouse) and provide most of the functional requirements for any application. These functions include, but are not limited to a rich complement of contemporary high bandwidth serial interfaces such as PCI Express, Serial ATA, USB 3.2, and Gigabit Ethernet. The robust thermal and mechanical concept, combined with extended power-management capabilities, is perfectly suited for all applications.

Carrier board designers can use as little or as many of the I/O interfaces as deemed necessary. The carrier board can therefore provide all the interface connectors required to attach the system to the application specific peripherals. This versatility allows the designer to create a dense and optimized package, which results in a more reliable product while simplifying system integration.

Most importantly, COM Express® modules are scalable, which means once an application has been created there is the ability to diversify the product range through the use of different performance class or form factor size modules. Simply unplug one module and replace it with another; no redesign is necessary.

1.2 Options Information

The conga-TCRP1 is currently available in five commercial variants and five industrial variants. The tables below show the different configurations available.

Table 2 Commercial Variants

Part-No.	051800	051801	051802	051803	051804
SoC	AMD Ryzen™ AI Embedded P185	AMD Ryzen™ AI Embedded P174	AMD Ryzen™ AI Embedded P164	AMD Ryzen™ AI Embedded P132	AMD Ryzen™ AI Embedded P121
# of CPU Cores	12	10	8	6	4
CPU Max Freq.	5.1 GHz	5.0 GHz	5.0GHz	4.5 GHz	4.4 GHz
L2 Cache	12MB	10MB	8MB	6MB	4MB
L3 Cache	24MB	24MB	16MB	8MB	8MB
System Memory	DDR5	DDR5	DDR5	DDR5	DDR5
Memory Channels	2	2	2	2	2
Max. System Memory	96GB	96GB	96GB	96GB	96GB
Max. Memory Speed	5600MT/s	5600MT/s	5600MT/s	5600MT/s	5600MT/s
ECC Support	Yes	Yes	Yes	Yes	Yes
NPU	Up to 50TOPS	Up to 50TOPS	Up to 50TOPS	Up to 50TOPS	Up to 30TOPS
Graphics Model	RDNA™ 3.5 Graphics	RDNA™ 3.5 Graphics	RDNA™ 3.5 Graphics	RDNA™ 3.5 Graphics	RDNA™ 3.5 Graphics
PCIe Ports/Lanes	8/8	8/8	8/8	7/8	7/8
Default TDP	28 W	28 W	28W	28 W	28 W
cTDP	15-54W	15-54W	15-54W	15-54 W	15-54 W

Table 3 Industrial Variants

Part-No.	051810	051811	051812	051813	051814
SoC	AMD Ryzen™ AI Embedded P185i	AMD Ryzen™ AI Embedded P174i	AMD Ryzen™ AI Embedded P164i	AMD Ryzen™ AI Embedded P132i	AMD Ryzen™ AI Embedded P121i
# of CPU Cores	12	10	8	6	4
CPU Max Freq.	5.1 GHz	5.0 GHz	5.0GHz	4.5 GHz	4.4 GHz
L2 Cache	12MB	10MB	8MB	6MB	4 MB
L3 Cache	24MB	24 MB	16MB	8MB	8 MB
System Memory	DDR5	DDR5	DDR5	DDR5	DDR5
Memory Channels	2	2	2	2	2
Max. System Memory	96GB	96 GB	96GB	96GB	96 GB
Max. Memory Speed	5600MT/s	5600MT/s	5600MT/s	5600MT/s	5600MT/s
ECC Support	Yes	Yes	Yes	Yes	Yes
NPU	Up to 50TOPS	Up to 50TOPS	Up to 50TOPS	Up to 50TOPS	Up to 30TOPS
Graphics Model	RDNA™ 3.5 Graphics	RDNA™ 3.5 Graphics	RDNA™ 3.5 Graphics	RDNA™ 3.5 Graphics	RDNA™ 3.5 Graphics
PCIe Ports/Lanes	8/8	8/8	8/8	7/8	7/8
Default TDP	28 W	28W	28W	28W	28 W
cTDP	15-54W	15-54W	15-54W	15-54W	15-54 W

2 Specifications

2.1 Feature List

Table 4 Feature Summary

Form Factor	COM Express® Compact; Type 6 connector pinout	
CPU	AMD Ryzen™ Embedded P100 Series Processors	
DRAM	2 SO-DIMM sockets for DDR5 memory modules up to 48GB each (max. 96 GB RAM system capacity); up to 5600 MT/s; ECC Supported	
Mass Storage	NVMe™ SSD up to 512 GB capacity (option instead of SATA ports)	
Graphics	Integrated AMD Radeon™ RDNA™ 3.5 Graphics with up to 16 CUs (Compute Units)	
AI Acceleration	Integrated XDNA™ 2 NPU with up to 50 TOPs	
Display	Up to 3x DDI; LVDS or eDP; 4x independent displays	
Ethernet	2.5 GbE via Intel® i226 Ethernet controller series	
I/O Interfaces	4x USB 3.2 Gen2; 4x USB 2.0; 2x SATA 6Gb/s (if NVMe™ SSD option is not used); 8x PCIe Gen4; PEG x4 Gen4; 1x I²C Bus; 1x GPSPi; 2x UART; 8x GPIO; 1x SMBus; 1x LPC	
Audio	HD-Audio over DDI ports; HDA interface	
congatec Board Controller	Multi-stage Watchdog; non-volatile User Data Storage; Manufacturing and Board Information Board Statistics; I²C bus (fast mode, 400 kHz, multi-master); Power Loss Control Hardware Health Monitoring; POST Code redirection	
Embedded BIOS Features	AMI Aptio® UEFI firmware; 32 Mbyte serial SPI with congatec Embedded BIOS feature; OEM Logo; OEM CMOS Defaults; LCD Control; Display Auto Detection; Backlight Control; Flash Update	
Security	Trusted Platform Module (TPM 2.0)	
Power Management	ACPI 6.0 with battery support	
Operating Systems	Microsoft® Windows 11; Microsoft® Windows 11 IoT Enterprise; Linux	
Hypervisor	conga-zones (formerly known as RTS Hypervisor)	
Temperature	Commercial Temp.: Operating 0 °C to 60 °C Industrial Temp.: Operating -40 °C to 85 °C	Commercial Temp.: Storage -20 °C to 80 °C Industrial Temp.: Storage -40 °C to 85 °C
Humidity	Operating 10 % to 85 % r. H. non cond.	Storage 5 % to 85 % r. H. non cond.
Size	95 x 95 mm	

2.2 Supported Operating Systems


The conga-TCRP1 supports the following operating systems.

- Microsoft® Windows® 11 24H2 enterprise
- Microsoft® Windows® 11 IoT Enterprise (24H2 or newer)
- Linux (kernel 6.14 or newer)
- conga-zones (formerly known as RTS Hypervisor)

2.3 Mechanical Dimensions

- Length of 95 mm
- Width of 95 mm

The overall height (module, heatspreader and stack) is shown below:



Caution

The conga-TCRP1 has a 4 mm-high memory socket on the bottom side, which exceeds the COM Express® specification limit of 3.8 mm. Ensure sufficient clearance on the carrier board to prevent possible short circuits or mechanical damage.



Note

3D models of congatec products are available at www.congatec.com/login.

These models indicate the overall length, height and width of each product. If you need login access, contact your local sales representative.

2.4 Supply Voltage Standard Power

The conga-TCRP1 variants support a wide input voltage range of **11 V to 20 V** (cTDP up to **54 W**).

2.4.1 Electrical Characteristics

Power supply pins on the module’s connectors limit the amount of input power. The following table provides an overview of the limitations for pinout Type 6 (dual connector, 440 pins).

Table 5 Overview of Type 6 Limitations

Power Rail	Module Pin Current Capability (Ampere)	Nominal Input (Volts)	Input Range (Volts)	Derated Input (Volts)	Max. Input Ripple (10 Hz to 20 MHz) (mV)	Max. Module Input Power (w. derated input) (Watts)	Assumed Conversion Efficiency	Max. Load Power (Watts)
VCC_12V	12	12	11.4-12.6	11.4	+/- 100	137	85%	116
VCC_5V-SBY	2	5	4.75-5.25	4.75	+/- 50	9		
VCC_RTC	0.5	3	2.5-3.3		+/- 20			

2.4.2 Rise Time

The input voltages shall rise from 10 percent of nominal to 90 percent of nominal at a minimum slope of 250V/s. The smooth turn-on requires that during the 10 percent to 90 percent portion of the rise time, the slope of the turn-on waveform must be positive.

2.5 Power Consumption

The power consumption values were measured with the following setup:

- Input voltage 12V
- conga-TCRP1 COM
- Modified congatec carrier board
- conga-TCRP1 cooling solution
- Microsoft Windows TBD



The CPU was stressed to its maximum workload with the AMD® Thermal Characterization Tool.

The power consumption values were recorded during the following system states:

Table 6 Measurement Description

System State	Description	Comment
S0: Minimum value	Lowest frequency mode (LFM) with minimum core voltage during desktop idle	
S0: Maximum value	Highest frequency mode (HFM/Turbo Boost)	The CPU was stressed to its maximum frequency
S0: Peak current	Highest current spike during the measurement of "S0: Maximum value". This state shows the peak value during runtime.	Consider this value when designing the system's power supply to ensure that sufficient power is supplied during worst case scenarios
S5	COM is powered by VCC_5V_SBY	
S5e	COM is powered by VCC_5V_SBY	



1. The fan and SATA drives were powered externally.
2. All other peripherals except the LCD monitor were disconnected before measurement

The tables below provide additional information about the conga-TCRP1 power consumption. The values were recorded at various operating modes.

Table 7 Power Consumption Values (Base TDP)

Part No.	Memory Size	H.W Rev.	BIOS Rev.	CPU		Current (Ampere)				
				Variant	CPU Max Freq. (GHz)	S0: Min	S0: Max	S0: Peak	S5	S5e
051800	TBD	A.0	TBD	AMD Ryzen™ AI Embedded P185	5.1 GHz	TBD	TBD	TBD	TBD	TBD
051801	TBD	A.0	TBD	AMD Ryzen™ AI Embedded P174	5.0GHz	TBD	TBD	TBD	TBD	TBD
051802	TBD	A.0	TBD	AMD Ryzen™ AI Embedded P164	5.0GHz	TBD	TBD	TBD	TBD	TBD
051803	TBD	A.0	TBD	AMD Ryzen™ AI Embedded P132	4.5GHz	TBD	TBD	TBD	TBD	TBD
051804	TBD	A.0	TBD	AMD Ryzen™ AI Embedded P121	4.4GHz	TBD	TBD	TBD	TBD	TBD
051810	TBD	A.0	TBD	AMD Ryzen™ AI Embedded P185i	5.1 GHz	TBD	TBD	TBD	TBD	TBD
051811	TBD	A.0	TBD	AMD Ryzen™ AI Embedded P174i	5.0GHz	TBD	TBD	TBD	TBD	TBD
051812	TBD	A.0	TBD	AMD Ryzen™ AI Embedded P164i	5.0GHz	TBD	TBD	TBD	TBD	TBD
051813	TBD	A.0	TBD	AMD Ryzen™ AI Embedded P132i	4.5GHz	TBD	TBD	TBD	TBD	TBD
051814	TBD	A.0	TBD	AMD Ryzen™ AI Embedded P121i	4.4GHz	TBD	TBD	TBD	TBD	TBD

2.6 Supply Voltage Battery Power

Table 8 CMOS Battery Power Consumption

RTC @	Voltage	Current
-10°C	3V DC	TBD μ A
20°C	3V DC	TBD μ A
70°C	3V DC	TBD μ A



1. Do not use the CMOS battery power consumption values listed above to calculate CMOS battery lifetime.
2. Measure the CMOS battery power consumption of your application in worst case conditions (for example, during high temperature and high battery voltage).
3. Consider the self-discharge of the battery when calculating the lifetime of the CMOS battery. For more information, refer to [https://wiki.congatec.com/wiki/RTC_Battery_Lifetime_\(AN09\)](https://wiki.congatec.com/wiki/RTC_Battery_Lifetime_(AN09)).
4. We recommend to always have a CMOS battery present when operating the conga-TCRP1.

2.7 Environmental Specifications

Temperature (commercial variants)	Operation: 0° to 60°C	Storage: -20° to 80°C
Temperature (Industrial variants)	Operation: -40° to 85°C	Storage: -40° to 85°C
Relative Humidity	Operation: 10% to 85%	Storage: 5% to 85%



Caution

The product is designed to operate in the above operating temperature range. It is the system integrator's responsibility to ensure that all components used on or with the product are operated within their individually specified temperature limits. For detailed information regarding the temperature specifications of individual components used on the product, refer to the respective thermal documentation (e.g., Hotspots CTNs) available in the customer login area at www.congatec.com and/or the customer knowledge base at wiki.congatec.com. Appropriate cooling measures must be implemented in the final application to ensure proper heat dissipation.

Humidity specifications are for non-condensing conditions.

2.8 Storage Specifications

This section describes the storage conditions that must be observed for optimal performance of congatec products.

2.8.1 Module

For long term storage of the conga-TCRP1 (more than six months), keep the conga-TCRP1 in a climate-controlled building at a constant temperature between 5°C and 40°C, with humidity of less than 65% and at an altitude of less than 3000 m. Also ensure the storage location is dry and well ventilated.



Note

We do not recommend storing the conga-TCRP1 for more than five years under these conditions.

2.8.2 Cooling Solutions


The heatpipes of congatec heatspreaders/cooling solutions are filled with water by default. For optimal cooling performance, do not store the heatspreaders/cooling solutions at temperatures below -20°C.



Caution

1. For temperatures between -10°C and -20°C, preheat the heatpipes before operation. Optionally, the heatpipes can be filled with acetone instead. For more information, contact your local sales representative.
2. For optimal thermal dissipation, do not store the congatec cooling solutions for more than six months.

3 Block Diagram



4 Cooling Solutions

congatec GmbH offers the following cooling solutions for the conga-TCRP1. The dimensions of the cooling solutions are shown in the sub-sections. All measurements are in millimeters.

Table 9 Cooling Solutions for the Processor Variants¹ P185, P174, P164, P185i, P174i, P164i

	Cooling Solution	Part No	Description
1	CSA	051850	Standard active cooling solution with integrated heat pipes and 12V fan. All standoffs are with 2.7 mm bore hole.
		051851	Standard active cooling solution with integrated heat pipes and 12V fan. All standoffs are M2.5 mm threaded.
2	CSP	051852	Standard passive cooling solution with integrated heat pipes. All standoffs are with 2.7 mm bore hole.
		051853	Standard passive cooling solution with integrated heat pipes. All standoffs are M2.5 mm threaded.
3	HSP	051854	Standard heatspreader with integrated heat pipes. All standoffs are with 2.7 mm bore hole.
		051855	Standard heatspreader with integrated heat pipes. All standoffs are M2.5 mm threaded.

Table 10 Cooling Solutions for the Processor Variants¹ P132, P121, P132i, P121i

	Cooling Solution	Part No	Description
1	CSA	051860	Standard active cooling solution with integrated heat pipes and 12V fan. All standoffs are with 2.7 mm bore hole.
		051861	Standard active cooling solution with integrated heat pipes and 12V fan. All standoffs are M2.5 mm threaded.
2	CSP	051862	Standard passive cooling solution with integrated heat pipes. All standoffs are with 2.7 mm bore hole.
		051863	Standard passive cooling solution with integrated heat pipes. All standoffs are M2.5 mm threaded.
3	HSP	051864	Standard heatspreader with integrated heat pipes. All standoffs are with 2.7 mm bore hole.
		051865	Standard heatspreader with integrated heat pipes. All standoffs are M2.5 mm threaded.



¹ For more information about the processor variants, refer to the chapter 1.2 "Options Information".



Caution

1. The congatec heatspreaders/cooling solutions are tested only within the commercial temperature range of 0° to 60°C. If your application that features a congatec heatspreader/cooling solution operates outside this temperature range, ensure the correct operating temperature of the module is maintained at all times. This may require additional cooling components for your final application's thermal solution.
2. Adequate cooling must be provided to ensure that the memory modules operate within the temperature limits specified in the respective vendor specifications. When memory modules are mounted in bottom sockets, additional airflow may be required to maintain compliance. Inadequate cooling can result in performance degradation, such as interface bandwidth reduction. Prolonged operation under inadequate cooling may ultimately lead to module failure.
3. For adequate heat dissipation, use the mounting holes on the cooling solution to attach it to the module. Apply thread-locking fluid on the screws if the cooling solution is used in a high shock and/or vibration environment. To prevent the standoff from stripping or cross-threading, use non-threaded carrier board standoffs to mount threaded cooling solutions.
4. For applications that require vertically-mounted cooling solution, use only coolers that secure the thermal stacks with fixing post. Without the fixing post feature, the thermal stacks may move.
5. Do not exceed the recommended maximum torque. Doing so may damage the module or the carrier board, or both.







Note




1. We recommend a maximum torque of 0.4 Nm for carrier board mounting screws and 0.5 Nm for module mounting screws.
2. The gap pad material used on congatec heatspreaders may contain silicon oil that can seep out over time depending on the environmental conditions it is subjected to. For more information about this subject, contact your local congatec sales representative and request the gap pad material manufacturer's specification.
3. For optimal thermal dissipation, do not store the congatec cooling solutions for more than six months.

4.1 CSA Dimensions





4.1.1 051850 and 051851






 M2.5 x 11 mm
threaded standoff
for threaded version
or
ø2.7 x 11 mm
non-threaded standoff
for borehole version



4.1.2 051860 and 051861






- M2.5 x 11 mm threaded standoff for threaded version or
 ø2.7 x 11 mm non-threaded standoff for borehole version




4.2 CSP Dimensions




4.2.1 051852 and 051853







HEAT SINK DESIGN






M2.5 x 11 mm
threaded standoff
for threaded version
or
 $\phi 2.7 \times 11$ mm
non-threaded standoff
for borehole version



4.2.2 051862 and 051863




- M2.5 x 11 mm
 threaded standoff
 for threaded version
 or
 ø2.7 x 11 mm
 non-threaded standoff
 for borehole version





4.3 HSP Dimensions



4.3.1 051854 and 051855



- ⊙ M2.5 x 11 mm threaded standoff for threaded version or Ø2.7 x 11 mm non-threaded standoff for borehole version




4.3.2 051864 and 051865



-  M2.5 x 11 mm threaded standoff for threaded version or

 or

 Ø2.7 x 11 mm non-threaded standoff for borehole version



5 Connector Rows

The conga-TCRP1 is connected to the carrier board via two 220-pin connectors (COM Express® Type 6 pinout). These connectors are broken down into four rows. The primary connector consists of rows A and B while the secondary connector consists of rows C and D.

5.1 PCI Express (PCIe)

The conga-TCRP1 can support the PCIe link configurations listed in the table below:

Table 11 Supported PCIe Link Configurations

COM Express PCIe Lanes	PCIe 0	PCIe 1	PCIe 2	PCIe 3	PCIe 4	PCIe 5	PCIe 6	PCIe 7
Link Configurations	x1	x1	x1	x1	x1	x1	x1	x1
	x2		x2		x2		x2	
	x4				x4			
Default Link Configuration (12c, 8c and 4c) ¹	x4				x1	x1	x1	x1
Default Link Configuration (6c and 4c) ²	x4				x1	x1	x2	
Supported PCIe Gen	up to PCIe Gen 4							
SoC PCIe Lane	12	13	14	15	0	1	2	3



- Note**
- ¹ Processor variants with 8, 10 or 12 CPU cores support COM Express PCIe lanes 0 to 7 with the default PCIe bifurcation 1 x4 + 4 x1. For more information about the processor variants, refer to the Chapter 1.2 "Options Information".
 - ² Processor variants with 4 or 6 CPU cores support COM Express PCIe lanes 0 to 7 with the default PCIe bifurcation 1 x4 + 2 x1 + 1 x2. COM Express PCIe lanes 4-7 on these processor variants support a maximum of 3 port configurations (x1 x1 x2 or x2 x1 x1). For more information about the processor variants, refer to the Chapter 1.2 "Options Information".

5.2 PCI Express Graphics (PEG)

The conga-TCRP1 can support the PEG link configurations listed in the table below:

Table 12 Supported PEG Link Configurations

COM Express PEG Lane	0	1	2	3	4 ¹	5 ¹
Link Configurations ¹	x4				x2	
Supported PCIe Gen	up to PCIe Gen 4					
SoC PCIe Lane	16	17	18	19	6	7



^{1.} All variants support COM Express PEG lanes 0–3 in the default 1×4 configuration. COM Express PEG Lanes 4 and 5 are only available as an assembly option (1 x2 default) on processor variants with 8, 10 or 12 CPU cores and without on-module SATA or NVMe functionality. For more information about the processor variants, refer to the Chapter 1.2 “Options Information”.

5.3 Display Interfaces

The conga-TCRP1 offers the display combinations and resolutions listed in the table below:

Table 13 Display Combination and Resolution

Display 1 (DDI1)		Display 2 (DDI2)		Display 3 (DDI3)		Display 4	
Interface	Max. Resolution	Interface	Max. Resolution	Interface	Max. Resolution	Interface	Max. Resolution
DP++	up to 4K (UHBR10) ¹	DP++	up to 4K (UHBR10) ¹	DP++	up to 4K (UHBR10) ¹	LVDS or	up to 1920x1200 @ 60 Hz, 18/24 bit (dual LVDS bus mode)
						eDP	up to 4096x2160 @ 60 Hz



^{1.} UHBR10 requires a retimer/redriver on the carrier board.

5.3.1 DP++

The conga-TCRP1 offers three DP++ interfaces, supporting:

- up to 4K (UHBR10) ¹
- VESA DisplayPort Standard 2.1
- various audio formats



Note

^{1.} UHBR10 requires a retimer/redriver on the carrier board.

5.3.2 LVDS/eDP

The conga-TCRP1 offers an LVDS/eDP interface. This interface is configured in the BIOS to support LVDS by default. For eDP support, go to Advanced -> Graphics -> Active LFP Configuration in the BIOS setup menu and select "eDP".

The LVDS ^{1,2} interface supports:

- single or dual channel LVDS (color depths of 18 bpp or 24 bpp)
- integrated flat panel interface with clock frequency up to 112 MHz
- VESA and JEIDA LVDS color mappings
- automatic panel detection via Embedded Panel Interface based on VESA EDID™ 1.3

The eDP ^{1,2} interface supports:

- eDP 1.4 specification
- Spread-Spectrum Clocking



Note

^{1.} The LVDS/eDP interface does not support both LVDS and eDP signals at the same time.

^{2.} For supported resolutions, see section Table 13 "Display Combination and Resolution" above.

5.4 SATA

The conga-TCRP1 offers two SATA ports, supporting up to 6.0 Gbit/s (SATA Revision 3.2):

- first SATA port is connected via multiplexer to SATA0 (default) or SATA2. The desired interface can be selected in the BIOS Setup.
- second SATA port is connected via assembly option to SATA1 (default) or SATA3.



Note

PCIe Gen 3 x2 NVMe SSD onboard storage with up to 512 GB capacity (assembly option) can be connected instead of the SATA feature (default). For more information, contact your local congatec sales representative.

5.5 Optional NVMe SSD

The conga-TCRP1 can offer PCIe Gen 3 x2 NVMe SSD onboard storage with up to 512GB capacity (assembly option) instead of the two SATA interfaces (default). For more information, contact your local congatec sales representative.

5.6 USB 2.0

The conga-TCRP1 offers signals for up to **eight USB 2.0 ports**.



Note

1. Each USB 2.0 port is backward compatible with lower link rates (Full-Speed, Low-Speed).
2. Each USB 3.2 port consumes the signal pair of one USB 2.0 port, thereby reducing the number of available USB 2.0 ports. USB 2.0 port 0 is paired with USB SuperSpeed port 0, port 1 is paired with port 1, and so on.
3. All USB ports are host ports. USB client mode is not supported.

5.6.1 USB 3.2

The conga-TCRP1 offers SuperSpeed signals for **up to four USB 3.2 ports**, each supporting up to **USB 3.2 Gen 2x1 (10Gbps)**.



Note

1. Each USB 3.2 port is backward compatible with lower link rates, including USB 3.2 Gen 1x1 (5Gbps), USB 2.0, and USB 1.1.

2. Each USB 3.2 port consumes the data pair of one USB 2.0 port, thereby reducing the number of available USB 2.0 ports.
3. For 10 Gbps link rates, implement a retimer on the carrier board. A retimer is not required for lower link rates like USB 3.2 Gen 1x1 (5 Gbps).
4. All USB ports are host ports. USB client mode is not supported.

5.7 NBASE-T Ethernet

The conga-TCRP1 offers a 2.5 Gigabit Ethernet interface via an onboard Intel® i226-V controller ¹. The interface supports:

- full-duplex operation at 10/100/1000/2500 Mbps ^{2,3}
- half-duplex operation at 10/100 Mbps ^{2,3}
- Time Sensitive Networking ⁴



Note

- ¹ The MAC address of the Intel i226 Ethernet controller is preprogrammed by default. The MAC address cannot be reprogrammed. If you require custom MAC address, contact your local sales representative.
- ² The GBE0_LINK# output is not active during a 10 Mb/s and 100 Mb/s connection. It is only active during a 1 Gb/s or 2.5 Gb/s connection. This is a limitation of Ethernet controller since it has only three LED outputs.
- ³ The GBE0_LINK# signal is a logic AND of the GBE0_LINK_MID# and GBE0_LINK_MAX# signals on the conga-TCRP1 module.
- ⁴ Not supported in Windows Operating Systems.

The table below describes the LED signals of the NBASE-T Ethernet interface:

Table 14 NBASE-T Ethernet LED Description

Signals	Description
GBE0_ACT#	Ethernet link and activity indicator
GBE0_LINK#	Ethernet link 1000 Mbps / 25000 Mbps indicator
GBE0_LINK_MID#	Ethernet controller link indicator for 1000 Mbps (middle link speed)
GBE0_LINK_MAX#	Ethernet controller link indicator for 2500 Mbps (maximum link speed)

5.8 High Definition Audio (HDA)

The conga-TCRP1 offers an HDA interface by default, supporting up to three audio codecs on the carrier board.

Optionally, the conga-TCRP1 can provide a SoundWire interface instead (assembly option).

5.9 General Purpose SPI

The conga-TCRP1 offers a general purpose SPI (GP_SPI) interface via the congatec Board Controller (cBC).

5.10 SPI

The conga-TCRP1 offers the SPI bus for off-module flash devices (BIOS) on the carrier board. This implementation is especially useful when evaluating a customized BIOS. The discrete SPI TPM (Infineon SLB9672) onboard conga-TCRP1 is connected via the SPI bus.



Note

The SPI bus is for external BIOS flash only. The conga-TCRP1 supports 1.8 V SPI flash.

5.10.1 BIOS Flash Selection

The boot select pins BIOS_DIS0# and BIOS_DIS1# are configured to load the firmware BIOS from the conga-TCRP1 by default. Optionally, you can configure these pins to load the firmware BIOS from the carrier board flash as described in the table below.

Table 15 BIOS Select Options

BIOS_DIS1#	BIOS_DIS0#	Boot Option
N.C.	N.C.	Boot from module SPI flash (default)
GND	N.C.	Boot from carrier board SPI flash

5.11 UART

The conga-TCRP1 offers two UART interfaces (UART0 and UART1) via the congatec Board Controller (cBC), complying with the UART 16550 protocol and supporting up to 115200bps.



Note

CAN bus is not supported on the SER1_TX/RX pins.

5.12 LPC Bus

The conga-TCRP1 offers the LPC bus through an eSPI to LPC bridge. For information about the decoded LPC addresses, see section 9 “System Resources”.



Note
The LPC bus runs at 24 MHz.

5.13 I²C Bus

The I²C bus is implemented through the congatec Board Controller (cBC) and accessed using the congatec CGOS driver and API. The cBC provides a fast-mode, multi-master I²C bus with maximum I²C bandwidth.

Table 16 Reserved I²C Addresses

8-bit Device Address	7-bit Device Address	Device	Description
0xA0	0x50	IPMI FRU data EEPROM	
0x14, 0x16	0x0A, 0x0B	congatec Board Controller	Reserved for battery management



- Note**
1. You need the congatec CGOS driver and API to access the I²C bus.
 2. Onboard resources are not connected to the I²C bus.

5.14 GPIOs

The conga-TCRP1 offers eight General Purpose Input/Output signals on the A–B connector for custom designs. The GPIOs are controlled by the congatec Board Controller (cBC).



Note
You need the congatec CGOS driver and API to access the GPIOs.

5.15 SMBus

The conga-TCRP1 offers the System Management Bus (SMBus) via the congatec Board Controller (cBC) by default. Optionally, the SMBus signals can be routed from the SoC instead (via an isolation switch) by configuring the routing in the BIOS setup menu.

Table 17 Reserved SMBus Addresses

8-bit Device Address	7-bit Device Address	Device	Description
0x40	0x20	eDP to LVDS bridge	Only if SMBus isolation is inactive.
0xA0, 0xA2	0x50, 0x51	DDR5 DIMM socket	Only if SMBus isolation is inactive.
0x14, 0x16	0x0A, 0x0B	congatec Board Controller	Reserved for battery management.



Note

1. Do not use the SMBus for off-board non-system management devices. For more information, contact congatec technical support.
2. Make sure the address space of the carrier board SMBus devices does not overlap the address space of the module devices. For more information, refer to the COM-Express Module Base Specification and Carrier Design Guide.


5.16 Power Control

PWR_OK

Power OK from main power supply or carrier board voltage regulator circuitry. A high value indicates that the power is good and the module can start its onboard power sequencing.

Carrier board hardware must drive this signal low until all power rails and clocks are stable. Releasing PWR_OK too early or not driving it low at all can cause numerous boot up problems. It is a good design practice to delay the PWR_OK signal a little (typically 100ms) after all carrier board power rails are up, to ensure a stable system.

A sample screenshot is shown below:



Note

The module postpones boot up state as long as the PWR_OK is driven by carrier board hardware.

The conga-TCRP1 supports the controlling of ATX-style power supplies. If you do not use an ATX power supply, do not connect the conga-TCRP1 pins SUS_S3, 5V_SB, and PWRBTN#.

SUS_S3#

The SUS_S3# (pin A15 on the A–B connector) signal is an active-low output that can be used to turn on the main outputs of an ATX-style power supply. To accomplish this the signal must be inverted with an inverter/transistor that is supplied by standby voltage and is located on the carrier board.

PWRBTN#

When using ATX-style power supplies, PWRBTN# (pin B12 on the A–B connector) is used to connect to a momentary-contact, active-low debounced push-button input while the other terminal on the push-button must be connected to ground. This signal is internally pulled up to 3V_VSB using a 10 kΩ resistor. When PWRBTN# is asserted it indicates that an operator wants to turn the power on or off. The response to this signal from the system may vary as a result of modifications made in BIOS settings or by system software.

Power Supply Implementation Guidelines

The 12 V input power is the sole operational power source for the conga-TCRP1. The other voltages required are generated internally on the module using onboard voltage regulators.



Note

When designing a power supply for a conga-TCRP1 application, be aware that the system may malfunction when a 12 V power supply that produces non-monotonic voltage is used to power the system up. Though this problem is rare, it has been observed in some mobile power supply applications.

This problem occurs because some internal circuits on the module (e.g. clock-generator chips) generate their own reset signals when the supply voltage exceeds a certain voltage threshold. A voltage dip after passing this threshold may lead to these circuits becoming confused, thereby resulting in a malfunction.

To ensure this problem does not occur, observe the power supply rise waveform through an oscilloscope, during the power supply qualification phase. This will help to determine if the rise is indeed monotonic and does not have any dips. For more information, see the “Power Supply Design Guide for Desktop Platform Form Factors” document at www.intel.com.

5.16.1 Power Management

ACPI

The conga-TCRP1 supports Advanced Configuration and Power Interface (ACPI) specification, revision 6.0 with battery support. For more information, see section 7.2 “ACPI Suspend Modes and Resume Events”.

S5e Power State

The conga-TCRP1 features a congatec proprietary Enhanced Soft-Off power state. See section 6.2.5 “Enhanced Soft-Off State (S5e)” for more information.

5.16.2 Inrush Current

The inrush current of the conga-TCRP1 is listed below:

Table 18 Inrush Current

Power Rail	Current [A]	Slew Rate [kV/s]	Voltage Ramp [ms]	Comment
VCC_12V	TBD	TBD	TBD	Typical scenario
VCC_5V_SBY	TBD	TBD	TBD	
VCC_12V	TBD	TBD	TBD	Worst-case scenario
VCC_5V_SBY	TBD	TBD	TBD	



Note

Ensure the power supply and decoupling capacitors on the carrier board are adequate for proper power delivery.

6 Additional Features

The following additional features are available on the conga-TCRP1.

6.1 conga-zones (Formerly Known as RTS Hypervisor)

The conga-zones platform is integrated into the congatec firmware on the conga-TCRP1 by default. With this, you can consolidate functionality that previously required multiple dedicated systems on a single x86 hardware platform.

The conga-zones platform offers a 30-day free evaluation license. The 30-day evaluation starts when the customer receives the x86-based modules. To access the full package, contact congatec Sales team via the online “Request Quote” button for your particular product at <https://www.congatec.com/en/products/hypervisor-products/>.

To activate the conga-zones platform, change the “Boot Device” in the BIOS setup menu to “Integrated RTS Hypervisor”.

1. Press F2 or DEL during POST to enter the BIOS setup menu.
2. Go to the Boot tab to enter the Boot setup screen.
3. Select “Integrated RTS Hypervisor” as “1st Boot Device”.
4. Go to the Save & Exit tab and select “Save Changes and Exit”.

For more information about the integrated Hypervisor, refer to [https://wiki.congatec.com/wiki/Hypervisor_on_Module_\(AN56\)](https://wiki.congatec.com/wiki/Hypervisor_on_Module_(AN56)).



Note

1. The configuration steps and the BIOS setup menu above are valid for “Type Based Boot Priority”. For “UEFI Boot Priority”, the BIOS setup menu may differ.
2. The Real-Time Operating System images, driver packages for the General-Purpose Operating System and the installation procedures for the Operating Systems are available for download under the “Technical information” section, in the restricted area of congatec website at www.congatec.com/login. If you require login access, contact your local sales representative.

6.2 congatec Board Controller (cBC)

The conga-TCRP1 is equipped with Microchip MEC1706 microcontroller. This onboard microcontroller plays an important role for most of the congatec embedded/industrial PC features. It fully isolates some of the embedded features such as system monitoring or I²C bus from the x86

core architecture, resulting in higher performance and reliability, even when the x86 processor is in a low power mode. It also ensures that the congatec embedded feature set is fully compatible amongst all congatec modules.

The cBC supports the following features:

- General Purpose SPI (see section 5.9 "General Purpose SPI")
- UART (see section 5.11 "UART")
- I²C bus (see section 5.13 "I²C Bus")
- General Purpose Input/Output (see section 5.14 "GPIOs")
- SMBus (see section 5.15 "SMBus")
- Board information (see section 6.2.1 "Board Information")
- Watchdog (see section 6.2.2 "Watchdog")
- Power loss control (see section 6.2.3 "Power Loss Control")
- Fan control (see section 6.2.4 "Fan Control")
- Enhanced soft-off state (see section 6.2.5 "Enhanced Soft-Off State (S5e)")
- User EEPROM space

6.2.1 Board Information

The cBC provides a rich data-set of manufacturing and board information such as serial number, EAN number, hardware and firmware revisions, and so on. It also keeps track of dynamically changing data like runtime meter and boot counter.

6.2.2 Watchdog

The conga-TCRP1 is equipped with a multi stage watchdog solution that is triggered by software. For more information about the Watchdog feature, refer to [https://wiki.congatec.com/wiki/Watchdog_\(AN03\)](https://wiki.congatec.com/wiki/Watchdog_(AN03)).



Note

The conga-TCRP1 module does not support the watchdog NMI mode.

6.2.3 Power Loss Control

The cBC provides the power loss control feature. The power loss control feature determines the behaviour of the system after an AC power loss occurs. This feature applies to systems with ATX-style power supplies which support standby power rail.

The term “power loss” implies that all power sources, including the standby power are lost (G3 state). Once power loss (transition to G3) or shutdown (transition to S5) occurs, the board controller continuously monitors the standby power rail. If the standby voltage remains stable for 30 seconds, the cBC assumes the system was switched off properly. If the standby voltage is no longer detected within 30 seconds, the module considers this an AC power loss condition.

The power loss control feature has three different modes that define how the system responds when standby power is restored after a power loss occurs. The modes are:

- Turn On: The system is turned on after a power loss condition
- Remain Off: The system is kept off after a power loss condition
- Last State: The board controller restores the last state of the system before the power loss condition



Note

1. If a power loss condition occurs within 30 seconds after a regular shutdown, the cBC may incorrectly set the last state to “ON”.
2. The settings for power loss control have no effect on systems with AT-style power supplies which do not support standby power rail.
3. The 30 seconds monitoring cycle applies only to the “Last State” power loss control mode.

6.2.4 Fan Control

The conga-TCRP1 offers FAN_PWMOUT output signal and FAN_TACHOIN input signal for fan control, thereby improving system management. The FAN_PWMOUT signal controls the system fan with PWM (Pulse Width Modulation) while the FAN_TACHOIN signal provides the ability to monitor the system’s fan RPMs (revolutions per minute).

The FAN_TACHOIN signal must receive two pulses per revolution in order to produce an accurate reading. For this reason, a two-pulse per revolution fan or similar hardware solution is recommended.



Note

1. A four wire fan must be used to generate the correct speed readout.
2. For the correct fan control (FAN_PWMOUT, FAN_TACHIN) implementation, see the COM Express® Design Guide.

6.2.5 Enhanced Soft-Off State (S5e)

The conga-TCRP1 supports an Enhanced Soft-Off State (S5e)—a congatec proprietary low-power Soft-Off state. In this state, the CPU module switches off almost all the onboard logic in order to reduce the power consumption to absolute minimum.

For a detailed description of the S5e state, refer to [https://wiki.congatec.com/wiki/S5e_Implementation_\(AN36\)](https://wiki.congatec.com/wiki/S5e_Implementation_(AN36)).

6.3 OEM BIOS Customization

The conga-TCRP1 is equipped with congatec Embedded BIOS, which is based on American Megatrends Inc. Aptio UEFI firmware. The congatec Embedded BIOS allows system designers to modify the BIOS. For more information about customizing the congatec Embedded BIOS, refer to the congatec System Utility user's guide: https://wiki.congatec.com/wiki/Congatec_System_Utility_-_CGUTIL or contact technical support.

The customization features supported are described below:

6.3.1 OEM Default Settings

This feature allows system designers to create and store their own BIOS default configuration. Customized BIOS development by congatec for OEM default settings is no longer necessary because customers can easily perform this configuration by themselves using the congatec system utility CGUTIL. For details on how to add OEM default settings to the congatec Embedded BIOS, refer to [https://wiki.congatec.com/wiki/Create_OEM_Default_Map_\(AN08\)](https://wiki.congatec.com/wiki/Create_OEM_Default_Map_(AN08)).

6.3.2 OEM Boot Logo

This feature allows system designers to replace the standard text output displayed during POST with their own BIOS boot logo. Customized BIOS development by congatec for OEM Boot Logo is no longer necessary because customers can easily perform this configuration by themselves using the congatec system utility CGUTIL. For details on how to add OEM boot logo to the congatec Embedded BIOS, refer to [https://wiki.congatec.com/wiki/Create_and_add_a_Boot_Logo_\(AN11\)](https://wiki.congatec.com/wiki/Create_and_add_a_Boot_Logo_(AN11)).

6.3.3 OEM POST Logo

This feature allows system designers to replace the congatec POST logo displayed in the upper left corner of the screen during BIOS POST with their own BIOS POST logo. Use the congatec system utility CGUTIL 1.5.4 or later to replace/add the OEM POST logo.

6.3.4 OEM DXE Driver

This feature allows designers to add their own UEFI DXE driver to the congatec embedded BIOS. Contact congatec technical support for more information on how to add an OEM DXE driver.

6.4 congatec Battery Management Interface

To facilitate the development of battery powered mobile systems based on embedded modules, congatec GmbH defined an interface for the exchange of data between a CPU module (using an ACPI operating system) and a Smart Battery system. A system developed according to the congatec Battery Management Interface Specification can provide the battery management functions supported by an ACPI capable operating system (for example, charge state of the battery, information about the battery, alarms/events for certain battery states and so on) without the need for additional modifications to the system BIOS.

In addition to the ACPI-Compliant Control Method Battery mentioned above, the latest versions of the conga-TCRP1 BIOS and board controller firmware also support LTC1760 battery manager from Linear Technology and a battery only solution (no smart battery system manager). All three battery solutions are supported on the I²C bus and the SMBus. This gives the system designer more flexibility when choosing the appropriate battery sub-system. For more information about the supported Battery Management Interface, contact your local sales representative.

6.5 API Support (CGOS)

In order to benefit from the above mentioned non-industry standard feature set, congatec provides an API that allows application software developers to easily integrate all these features into their code. The CGOS API (congatec Operating System Application Programming Interface) is the congatec proprietary API that is available for all commonly used Operating Systems such as Win32, Win64, Win CE, Linux. The architecture of the CGOS API driver provides the ability to write application software that runs unmodified on all congatec CPU modules. All the hardware related code is contained within the congatec embedded BIOS on the module. See section 1.1 of the CGOS API software developers guide, available on the congatec website.

6.6 TPM

The conga-TCRP1 offers an onboard SPI TPM 2.0 (Infineon SLB9672) by default.

7 conga Tech Notes

The conga-TCRP1 has some technological features that require additional explanation. The following section will give the reader a better understanding of some of these features.

7.1 Thermal Management

ACPI is responsible for allowing the Operating System (OS) to play an important part in the system's thermal management. This results in the operating system having the ability to implement cooling decisions according to the demands of the application.

The conga-TCRP1 offers hardware-based thermal controls. The SOC has internal power and thermal control to keep the SOC within temperature requirements. The thermal control in the SOC is activated at 100°C by default but can be lowered to 70°C. ACPI OS support is not required.

The congatec Board Controller (cBC) supports system or FAN cooling . The cBC controls the fan's speed based on the temperature readings of the CPU. This feature does not require ACPI OS support. The only software-controlled thermal trip point on conga-TCRP1 is the Critical Trip Point.

The SOC and cBC cooling policy should ensure that the CPU temperature does not reach this trip point. However, if the critical trip point is reached, the OS will shut down properly in order to prevent damage to the system.

Use the "Critical Trip Point" setup node in the BIOS setup menu to determine the temperature threshold at which the system shuts down.



Note

1. *The SOC die thermal shutdown temperature is 125°C. A lower limit can be set via the Critical Trip Point in BIOS setup.*
2. *To ensure that the SOC Thermal Control is active for only short periods of time, thus reducing the impact on processor performance to a minimum, it is necessary to have a properly designed thermal solution.*

7.2 ACPI Suspend Modes and Resume Events

The conga-TCRP1 BIOS supports S0i3 (Modern Standby), S4 (Suspend to Disk), S5 (Soft-Off) and S5e (enhanced Soft-Off).

The table below lists the events that wake the system from different sleep states:

Table 19 Wake Events

Wake Event	Conditions/Remarks
Power Button	Wakes unconditionally from S0i3, S4, S5 or S5e.
Onboard LAN Event	Can wake from S0i3. Device driver must be configured to support Wake On LAN.
SMBALERT#	Can wake from S0i3, S4, S5 or S5e.
PCI Express WAKE#	Can wake from S0i3, S4 or S5.
WAKE#	Can wake from S0i3 or S4.
PME#	Can wake from S0i3. Activate the wake-up capabilities of a PCI device using Windows Device Manager configuration options or set Resume On PME# to "Enabled" in the BIOS setup menu.
USB Mouse/Keyboard Event	Can wake from S0i3. When standby mode is set to S4, USB hardware must be powered by standby power source. Set "USB Device Wakeup" from "S4" to "Enabled" in the ACPI section of the BIOS setup menu (if setup node is available in BIOS setup program). In Device Manager, look for the keyboard/mouse devices. Go to the Power Management tab and check 'Allow this device to bring the computer out of standby'.
RTC Alarm	Can wake from S0i3, S4, S5.
Watchdog Power Button Event	Wakes unconditionally from S0i3, S4 or S5.



S3 sleep state is not supported.

7.3 Memory Population Rules

The conga-TCRP1 offers two memory sockets, each supporting up to 48 GB 5600 MT/s DDR5 ECC or non-ECC memory modules.



For the conga-TCRP1 to function, populate at least one of the memory sockets with a supported memory module. Memory modules with less than 8 GB are not supported.

8 Signal Descriptions and Pinout Tables

The following section describes the signals on the conga-TCRP1 COM Express® Type 6 connectors. The pinout of the modules complies with COM Express® Type 6, rev. 3.1.

The table below describes the terminology used in this section. The PU/PD column indicates if a pull-up or pull-down resistor has been used. If the field entry area in this column for the signal is empty, then no pull-up or pull-down resistor has been implemented.

The “#” symbol at the end of the signal name indicates that the active or asserted state occurs when the signal is at a low voltage level. When “#” is not present, the signal is asserted when at a high voltage level.

Table 20 Signal Tables Terminology Descriptions

Term	Description
DDC	Display Data Channel
I/O 3.3V	Bi-directional signal 3.3 V tolerant
I/O 5V	Bi-directional signal 5 V tolerant
I 3.3V	Input 3.3 V tolerant
I 5V	Input 5 V tolerant
I/O 3.3VSB	Input or output 3.3 V tolerant active in standby state
LVDS	Low Voltage Differential Signal - 330 mV nominal; 450 mV maximum differential signal
O 3.3V	Output 3.3 V signal level
O 5V	Output 5 V signal level
OD	Open drain output
P	Power Input/Output
PCIE	PCI Express compatible differential signal. In compliance with PCI Express Specification.
PD	Implemented pull-down resistor
PDS	Pull-down strap. A module output pin that is either tied to GND or is not connected. Used to signal module capabilities (pinout type) to the carrier board.
PEG	PCI Express Graphics
PU	Implemented pull-up resistor
REF	Reference voltage output. May be sourced from a module power plane.
SATA	In compliance with Serial ATA specification revision 2.6 and 3.0.
USB_SS	USB Super Speed compliant signals. This includes USB 3.0, USB 3.1, USB 3.2 and USB4.

8.1 Connector Signal Descriptions

Table 21 Connector A–B Pinout

Pin	Row A	Pin	Row B	Pin	Row A	Pin	Row B
A1	GND (FIXED)	B1	GND (FIXED)	A56	PCIE_TX4-	B56	PCIE_RX4-
A2	GBE0_MDI3-	B2	GBE0_ACT#	A57	GND	B57	GPO2
A3	GBE0_MDI3+	B3	LPC_FRAME#	A58	PCIE_TX3+	B58	PCIE_RX3+
A4	GBE0_LINK_MID#	B4	LPC_AD0	A59	PCIE_TX3-	B59	PCIE_RX3-
A5	GBE0_LINK_MAX#	B5	LPC_AD1	A60	GND (FIXED)	B60	GND (FIXED)
A6	GBE0_MDI2-	B6	LPC_AD2	A61	PCIE_TX2+	B61	PCIE_RX2+
A7	GBE0_MDI2+	B7	LPC_AD3	A62	PCIE_TX2-	B62	PCIE_RX2-
A8	GBE0_LINK#	B8	LPC_DRQ0# ¹	A63	GPI1	B63	GPO3
A9	GBE0_MDI1-	B9	LPC_DRQ1# ¹	A64	PCIE_TX1+	B64	PCIE_RX1+
A10	GBE0_MDI1+	B10	LPC_CLK	A65	PCIE_TX1-	B65	PCIE_RX1-
A11	GND (FIXED)	B11	GND (FIXED)	A66	GND	B66	WAKE0#
A12	GBE0_MDI0-	B12	PWRBTN#	A67	GPI2	B67	WAKE1#
A13	GBE0_MDI0+	B13	SMB_CK	A68	PCIE_TX0+	B68	PCIE_RX0+
A14	GBE0_CTREF ⁴	B14	SMB_DAT	A69	PCIE_TX0-	B69	PCIE_RX0-
A15	SUS_S3#	B15	SMB_ALERT#	A70	GND (FIXED)	B70	GND (FIXED)
A16	SATA0_TX+ ^{4,5}	B16	SATA1_TX+ ^{5,6}	A71	eDP_TX2+/LVDS_A0+	B71	LVDS_B0+
A17	SATA0_TX- ^{4,5}	B17	SATA1_TX- ^{5,6}	A72	eDP_TX2-/LVDS_A0-	B72	LVDS_B0-
A18	SUS_S4#	B18	SUS_STAT#	A73	eDP_TX1+/LVDS_A1+	B73	LVDS_B1+
A19	SATA0_RX+ ^{4,5}	B19	SATA1_RX+ ^{5,6}	A74	eDP_TX1-/LVDS_A1-	B74	LVDS_B1-
A20	SATA0_RX- ^{4,5}	B20	SATA1_RX- ^{5,6}	A75	eDP_TX0+/LVDS_A2+	B75	LVDS_B2+
A21	GND (FIXED)	B21	GND (FIXED)	A76	eDP_TX0-/LVDS_A2-	B76	LVDS_B2-
A22	SATA2_TX+ ^{4,5}	B22	SATA3_TX+ ^{5,6}	A77	eDP_VDD_EN/LVDS_VDD_EN	B77	LVDS_B3+
A23	SATA2_TX- ^{4,5}	B23	SATA3_TX- ^{5,6}	A78	LVDS_A3+	B78	LVDS_B3-
A24	SUS_S5#	B24	PWR_OK	A79	LVDS_A3-	B79	eDP_BKLT_EN/LVDS_BKLT_EN
A25	SATA2_RX+ ^{4,5}	B25	SATA3_RX+ ^{5,6}	A80	GND (FIXED)	B80	GND (FIXED)
A26	SATA2_RX- ^{4,5}	B26	SATA3_RX- ^{5,6}	A81	eDP_TX3+/LVDS_A_CK+	B81	LVDS_B_CK+
A27	BATLOW#	B27	WDT	A82	eDP_TX3-/LVDS_A_CK-	B82	LVDS_B_CK-
A28	(S)ATA_ACT#	B28	HDA_SDIN2/(SNDW0_CLK) ³	A83	eDP_AUX+/LVDS_I2C_CK	B83	eDP_BKLT_CTRL/LVDS_BKLT_CTRL
A29	HDA_SYNC ³	B29	HDA_SDIN1/(SNDW0_DAT) ³	A84	eDP_AUX-/LVDS_I2C_DAT	B84	VCC_5V_SBY
A30	HDA_RST# ³	B30	HDA_SDIN0 ³	A85	GPI3	B85	VCC_5V_SBY
A31	GND (FIXED)	B31	GND (FIXED)	A86	GP_SPI_MOSI	B86	VCC_5V_SBY

Pin	Row A	Pin	Row B	Pin	Row A	Pin	Row B
A32	HDA_BITCLK ³	B32	SPKR	A87	eDP_HPD	B87	VCC_5V_SBY
A33	HDA_SDOOUT ³	B33	I2C_CK	A88	PCIE_CLK_REF+	B88	BIOS_DIS1#
A34	BIOS_DIS0#	B34	I2C_DAT	A89	PCIE_CLK_REF-	B89	VGA_RED ²
A35	THRMTRIP#	B35	THRM#	A90	GND (FIXED)	B90	GND (FIXED)
A36	USB6-	B36	USB7-	A91	SPI_POWER	B91	VGA_GRN ²
A37	USB6+	B37	USB7+	A92	SPI_MISO	B92	VGA_BLU ²
A38	USB_6_7_OC#	B38	USB_4_5_OC#	A93	GPO0	B93	VGA_HSYNC ²
A39	USB4-	B39	USB5-	A94	SPI_CLK	B94	VGA_VSYNC ²
A40	USB4+	B40	USB5+	A95	SPI_MOSI	B95	VGA_I2C_CK ¹
A41	GND (FIXED)	B41	GND (FIXED)	A96	TPM_PP	B96	VGA_I2C_DAT ¹
A42	USB2-	B42	USB3-	A97	TYPE10# ¹	B97	SPI_CS#
A43	USB2+	B43	USB3+	A98	SER0_TX	B98	GP_SPI_MISO
A44	USB_2_3_OC#	B44	USB_0_1_OC#	A99	SER0_RX	B99	GP_SPI_CK
A45	USB0-	B45	USB1-	A100	GND (FIXED)	B100	GND (FIXED)
A46	USB0+	B46	USB1+	A101	SER1_TX	B101	FAN_PWMOUT
A47	VCC_RTC	B47	ESPI_EN# [†]	A102	SER1_RX	B102	FAN_TACHIN
A48	RSMRST_OUT#	B48	USB0_HOST_PRSENT [†]	A103	LID#	B103	SLEEP#
A49	GBE0_SDP	B49	SYS_RESET#	A104	VCC_12V	B104	VCC_12V
A50	LPC_SERIRQ	B50	CB_RESET#	A105	VCC_12V	B105	VCC_12V
A51	GND (FIXED)	B51	GND (FIXED)	A106	VCC_12V	B106	VCC_12V
A52	PCIE_TX5+	B52	PCIE_RX5+	A107	VCC_12V	B107	VCC_12V
A53	PCIE_TX5-	B53	PCIE_RX5-	A108	VCC_12V	B108	VCC_12V
A54	GPI0	B54	GPO1	A109	VCC_12V	B109	VCC_12V
A55	PCIE_TX4+	B55	PCIE_RX4+	A110	GND (FIXED)	B110	GND (FIXED)



Note

- ^{1.} Not connected
- ^{2.} Not supported
- ^{3.} SoundWire can be connected instead of HDA.
- ^{4.} SATA0 and SATA2 are multiplexed through the onboard multiplexer. The desired interface can be selected in the BIOS Setup.
- ^{5.} Not connected on variants with on-module NVMe.
- ^{6.} SATA3 can be connected instead of SATA1 as an assembly option.

Table 22 Connector C–D Pinout

Pin	Row C	Pin	Row D	Pin	Row C	Pin	Row D
C1	GND (FIXED)	D1	GND (FIXED)	C56	PEG_RX1-	D56	PEG_TX1-
C2	GND	D2	GND	C57	TYPE1#	D57	TYPE2#
C3	USB_SSRX0-	D3	USB_SSTX0-	C58	PEG_RX2+	D58	PEG_TX2+
C4	USB_SSRX0+	D4	USB_SSTX0+	C59	PEG_RX2-	D59	PEG_TX2-
C5	GND	D5	GND	C60	GND (FIXED)	D60	GND (FIXED)
C6	USB_SSRX1-	D6	USB_SSTX1-	C61	PEG_RX3+	D61	PEG_TX3+
C7	USB_SSRX1+	D7	USB_SSTX1+	C62	PEG_RX3-	D62	PEG_TX3-
C8	GND	D8	GND	C63	GND	D63	GND
C9	USB_SSRX2-	D9	USB_SSTX2-	C64	GND	D64	GND
C10	USB_SSRX2+	D10	USB_SSTX2+	C65	PEG_RX4+ ³	D65	PEG_TX4+ ³
C11	GND (FIXED)	D11	GND (FIXED)	C66	PEG_RX4- ³	D66	PEG_TX4- ³
C12	USB_SSRX3-	D12	USB_SSTX3-	C67	RAPID_SHUTDOWN- ⁴	D67	GND
C13	USB_SSRX3+	D13	USB_SSTX3+	C68	PEG_RX5+ ³	D68	PEG_TX5+ ³
C14	GND	D14	GND	C69	PEG_RX5- ³	D69	PEG_TX5- ³
C15	USB4_1_LSTX- ¹	D15	DDI1_CTRLCLK_AUX+ (USB4_1_AUX+ ²)	C70	GND (FIXED)	D70	GND (FIXED)
C16	USB4_1_LSRX- ¹	D16	DDI1_CTRLDATA_AUX- (USB4_1_AUX- ²)	C71	PEG_RX6+ ¹	D71	PEG_TX6+ ¹
C17	USB4_RT_ENA- ¹	D17	USB4_PD_I2C_ALERT# ²	C72	PEG_RX6- ¹	D72	PEG_TX6- ¹
C18	GND	D18	PMCALERT# ¹	C73	GND	D73	GND
C19	PCIE_RX6+	D19	PCIE_TX6+	C74	PEG_RX7+ ¹	D74	PEG_TX7+ ¹
C20	PCIE_RX6-	D20	PCIE_TX6-	C75	PEG_RX7- ¹	D75	PEG_TX7- ¹
C21	GND (FIXED)	D21	GND (FIXED)	C76	GND	D76	GND
C22	PCIE_RX7+	D22	PCIE_TX7+	C77	GND	D77	GND
C23	PCIE_RX7-	D23	PCIE_TX7-	C78	PEG_RX8+ ¹	D78	PEG_TX8+ ¹
C24	DDI1_HPD	D24	GND	C79	PEG_RX8- ¹	D79	PEG_TX8- ¹
C25	SML0_CLK- ¹	D25	GND	C80	GND (FIXED)	D80	GND (FIXED)
C26	SML0_DAT- ¹	D26	DDI1_PAIR0+ (USB4_1_SSTX0+ ²)	C81	PEG_RX9+ ¹	D81	PEG_TX9+ ¹
C27	SML1_CLK- ¹	D27	DDI1_PAIR0- (USB4_1_SSTX0- ²)	C82	PEG_RX9- ¹	D82	PEG_TX9- ¹
C28	SML1_DAT- ¹	D28	GND	C83	GND	D83	GND
C29	USB4_PD_I2C_CLK ²	D29	DDI1_PAIR1+ (USB4_1_SSRX0+ ²)	C84	GND	D84	GND
C30	USB4_PD_I2C_DAT ²	D30	DDI1_PAIR1- (USB4_1_SSRX0- ²)	C85	PEG_RX10+ ¹	D85	PEG_TX10+ ¹
C31	GND (FIXED)	D31	GND (FIXED)	C86	PEG_RX10- ¹	D86	PEG_TX10- ¹
C32	DDI2_CTRLCLK_AUX+ (USB4_2_AUX+ ²)	D32	DDI1_PAIR2+ (USB4_1_SSTX1+ ²)	C87	GND	D87	GND

Pin	Row C	Pin	Row D	Pin	Row C	Pin	Row D
C33	DDI2_CTRLDATA_AUX- (USB4_2_AUX- ²)	D33	DDI1_PAIR2- (USB4_1_SSTX1- ²)	C88	PEG_RX11+ ¹	D88	PEG_TX11+ ¹
C34	DDI2_DDC_AUX_SEL	D34	DDI1_DDC_AUX_SEL	C89	PEG_RX11- ¹	D89	PEG_TX11- ¹
C35	USB4_2_LSTX ¹	D35	USB4_2_LSRX ¹	C90	GND (FIXED)	D90	GND (FIXED)
C36	DDI3_CTRLCLK_AUX+	D36	DDI1_PAIR3+ (USB4_1_SSRX1+ ²)	C91	PEG_RX12+ ¹	D91	PEG_TX12+ ¹
C37	DDI3_CTRLDATA_AUX-	D37	DDI1_PAIR3- (USB4_1_SSRX1- ²)	C92	PEG_RX12- ¹	D92	PEG_TX12- ¹
C38	DDI3_DDC_AUX_SEL	D38	GND	C93	GND	D93	GND
C39	DDI3_PAIR0+	D39	DDI2_PAIR0+ (USB4_2_SSTX0+ ²)	C94	PEG_RX13+ ¹	D94	PEG_TX13+ ¹
C40	DDI3_PAIR0-	D40	DDI2_PAIR0- (USB4_2_SSTX0- ²)	C95	PEG_RX13- ¹	D95	PEG_TX13- ¹
C41	GND (FIXED)	D41	GND (FIXED)	C96	GND	D96	GND
C42	DDI3_PAIR1+	D42	DDI2_PAIR1+ (USB4_2_SSRX0+ ²)	C97	GND	D97	GND
C43	DDI3_PAIR1-	D43	DDI2_PAIR1- (USB4_2_SSRX0- ²)	C98	PEG_RX14+ ¹	D98	PEG_TX14+ ¹
C44	DDI3_HPD	D44	DDI2_HPD	C99	PEG_RX14- ¹	D99	PEG_TX14- ¹
C45	GP_SPI_CS#	D45	GND	C100	GND (FIXED)	D100	GND (FIXED)
C46	DDI3_PAIR2+	D46	DDI2_PAIR2+ (USB4_2_SSTX1+ ²)	C101	PEG_RX15+ ¹	D101	PEG_TX15+ ¹
C47	DDI3_PAIR2-	D47	DDI2_PAIR2- (USB4_2_SSTX1- ²)	C102	PEG_RX15- ¹	D102	PEG_TX15- ¹
C48	RSVD	D48	GND	C103	GND	D103	GND
C49	DDI3_PAIR3+	D49	DDI2_PAIR3+ (USB4_2_SSRX1+ ²)	C104	VCC_12V	D104	VCC_12V
C50	DDI3_PAIR3-	D50	DDI2_PAIR3- (USB4_2_SSRX1- ²)	C105	VCC_12V	D105	VCC_12V
C51	GND (FIXED)	D51	GND (FIXED)	C106	VCC_12V	D106	VCC_12V
C52	PEG_RX0+	D52	PEG_TX0+	C107	VCC_12V	D107	VCC_12V
C53	PEG_RX0-	D53	PEG_TX0-	C108	VCC_12V	D108	VCC_12V
C54	TYPE0# ¹	D54	PEG_LANE_RV# ¹	C109	VCC_12V	D109	VCC_12V
C55	PEG_RX1+	D55	PEG_TX1+	C110	GND (FIXED)	D110	GND (FIXED)



- Note**
- ¹ Not connected
 - ² Not supported
 - ³ Assembly option for processor variants with 8, 10 or 12 CPU cores only: PCIe Gen4 x2 instead of SATA/NVMe options.

Table 23 PCI Express Signal Descriptions (General Purpose)

Signal	Pin #	Description	I/O	PU/PD	Comment
PCIE_RX0+ PCIE_RX0-	B68 B69	PCI Express channel 0, Receive Input differential pair	I PCIE		
PCIE_TX0+ PCIE_TX0-	A68 A69	PCI Express channel 0, Transmit Output differential pair	O PCIE		
PCIE_RX1+ PCIE_RX1-	B64 B65	PCI Express channel 1, Receive Input differential pair	I PCIE		
PCIE_TX1+ PCIE_TX1-	A64 A65	PCI Express channel 1, Transmit Output differential pair	O PCIE		
PCIE_RX2+ PCIE_RX2-	B61 B62	PCI Express channel 2, Receive Input differential pair	I PCIE		
PCIE_TX2+ PCIE_TX2-	A61 A62	PCI Express channel 2, Transmit Output differential pair	O PCIE		
PCIE_RX3+ PCIE_RX3-	B58 B59	PCI Express channel 3, Receive Input differential pair	I PCIE		
PCIE_TX3+ PCIE_TX3-	A58 A59	PCI Express channel 3, Transmit Output differential pair	O PCIE		
PCIE_RX4+ PCIE_RX4-	B55 B56	PCI Express channel 4, Receive Input differential pair	I PCIE		
PCIE_TX4+ PCIE_TX4-	A55 A56	PCI Express channel 4, Transmit Output differential pair	O PCIE		
PCIE_RX5+ PCIE_RX5-	B52 B53	PCI Express channel 5, Receive Input differential pair	I PCIE		
PCIE_TX5+ PCIE_TX5-	A52 A53	PCI Express channel 5, Transmit Output differential pair	O PCIE		
PCIE_RX6+ PCIE_RX6-	C19 C20	PCI Express channel 6, Receive Input differential pair	I PCIE		
PCIE_TX6+ PCIE_TX6-	D19 D20	PCI Express channel 6, Transmit Output differential pair	O PCIE		
PCIE_RX7+ PCIE_RX7-	C22 C23	PCI Express channel 7, Receive Input differential pair	I PCIE		
PCIE_TX7+ PCIE_TX7-	D22 D23	PCI Express channel 7, Transmit Output differential pair	O PCIE		
PCIE_CLK_REF+ PCIE_CLK_REF-	A88 A89	PCI Express Reference Clock output for all PCI Express and PCI Express Graphics Lanes	O PCIE		

Table 24 PCI Express Signal Descriptions (x16 Graphics)

Signal	Pin #	Description	I/O	PU/PD	Comment
PEG_RX0+	C52	PCI Express Graphics differential pairs 0 <i>Note: Can also be used as PCI Express differential pairs 16</i>	I PCIE		PCIe Gen4 x4
PEG_RX0-	C53				
PEG_TX0+	D52		O PCIE		
PEG_TX0-	D53				
PEG_RX1+	C55	PCI Express Graphics differential pairs 1 <i>Note: Can also be used as PCI Express differential pairs 17</i>	I PCIE		
PEG_RX1-	C56				
PEG_TX1+	D55		O PCIE		
PEG_TX1-	D56				
PEG_RX2+	C58	PCI Express Graphics differential pairs 2 <i>Note: Can also be used as PCI Express differential pairs 18</i>	I PCIE		Assembly option for module variants with 8, 10 or 12 CPU core SKUs only: PCIe Gen4 x2 instead of SATA/NVMe options.
PEG_RX2-	C59				
PEG_TX2+	D58		O PCIE		
PEG_TX2-	D59				
PEG_RX3+	C61	PCI Express Graphics differential pairs 3 <i>Note: Can also be used as PCI Express differential pairs 19</i>	I PCIE		
PEG_RX3-	C62				
PEG_TX3+	D61		O PCIE		
PEG_TX3-	D62				
PEG_RX4+	C65	PCI Express Graphics differential pairs 4 <i>Note: Can also be used as PCI Express differential pairs 20</i>	I PCIE		Assembly option for module variants with 8, 10 or 12 CPU core SKUs only: PCIe Gen4 x2 instead of SATA/NVMe options.
PEG_RX4-	C66				
PEG_TX4+	D65		O PCIE		
PEG_TX4-	D66				
PEG_RX5+	C68	PCI Express Graphics differential pairs 5 <i>Note: Can also be used as PCI Express differential pairs 21</i>	I PCIE		
PEG_RX5-	C69				
PEG_TX5+	D68		O PCIE		
PEG_TX5-	D69				
PEG_RX6+	C71	PCI Express Graphics differential pairs 6 <i>Note: Can also be used as PCI Express differential pairs 22</i>	I PCIE		Not connected
PEG_RX6-	C72				
PEG_TX6+	D71		O PCIE		
PEG_TX6-	D72				
PEG_RX7+	C74	PCI Express Graphics differential pairs 7 <i>Note: Can also be used as PCI Express differential pairs 23</i>	I PCIE		Not connected
PEG_RX7-	C75				
PEG_TX7+	D74		O PCIE		
PEG_TX7-	D75				
PEG_RX8+	C78	PCI Express Graphics differential pairs 8 <i>Note: Can also be used as PCI Express differential pairs 24</i>	I PCIE		Not connected
PEG_RX8-	C79				
PEG_TX8+	D78		O PCIE		
PEG_TX8-	D79				
PEG_RX9+	C81	PCI Express Graphics differential pairs 9 <i>Note: Can also be used as PCI Express differential pairs 25</i>	I PCIE		Not connected
PEG_RX9-	C82				
PEG_TX9+	D81		O PCIE		
PEG_TX9-	D82				

Signal	Pin #	Description	I/O	PU/PD	Comment
PEG_RX10+	C85	PCI Express Graphics differential pairs 10 <i>Note: Can also be used as PCI Express differential pairs 26</i>	I PCIE		Not connected
PEG_RX10-	C86		O PCIE		
PEG_TX10+	D85				
PEG_TX10-	D86				
PEG_RX11+	C88	PCI Express Graphics differential pairs 11 <i>Note: Can also be used as PCI Express differential pairs 27</i>	I PCIE		Not connected
PEG_RX11-	C89		O PCIE		
PEG_TX11+	D88				
PEG_TX11-	D89				
PEG_RX12+	C91	PCI Express Graphics differential pairs 12 <i>Note: Can also be used as PCI Express differential pairs 28</i>	I PCIE		Not connected
PEG_RX12-	C92		O PCIE		
PEG_TX12+	D91				
PEG_TX12-	D92				
PEG_RX13+	C94	PCI Express Graphics differential pairs 13 <i>Note: Can also be used as PCI Express differential pairs 29</i>	I PCIE		Not connected
PEG_RX13-	C95		O PCIE		
PEG_TX13+	D94				
PEG_TX13-	D95				
PEG_RX14+	C98	PCI Express Graphics differential pairs 14 <i>Note: Can also be used as PCI Express differential pairs 30</i>	I PCIE		Not connected
PEG_RX14-	C99		O PCIE		
PEG_TX14+	D98				
PEG_TX14-	D99				
PEG_RX15+	C101	PCI Express Graphics differential pairs 15 <i>Note: Can also be used as PCI Express differential pairs 31</i>	I PCIE		Not connected
PEG_RX15-	C102		O PCIE		
PEG_TX15+	D101				
PEG_TX15-	D102				
PEG_LANE_RV#	D54	PCI Express Graphics lane reversal input strap. Pull low on the carrier board to reverse lane order.	I 3.3 V		Not connected

Table 25 DDI Signal Description

Signal	Pin #	Description	I/O	PU/PD	Comment
DDI1_PAIR0+ DDI1_PAIR0-	D26 D27	Multiplexed with DP1_LANE0+, TMDS1_DATA2+ and USB4_1_SSTX0+ Multiplexed with DP1_LANE0-, TMDS1_DATA2- and USB4_1_SSTX0- DDI1 differential pair 0	O LV_DIFF		USB4 is not supported. TMDS is not supported. Dual Mode DisplayPort (DP++) is supported.
DDI1_PAIR1+ DDI1_PAIR1-	D29 D30	Multiplexed with DP1_LANE1+, TMDS1_DATA1+ and USB4_1_SSRX0+ Multiplexed with DP1_LANE1-, TMDS1_DATA1- and USB4_1_SSRX0- DDI1 differential pair 1	O LV_DIFF		
DDI1_PAIR2+ DDI1_PAIR2-	D32 D33	Multiplexed with DP1_LANE2+, TMDS1_DATA0+ and USB4_1_SSTX1+ Multiplexed with DP1_LANE2-, TMDS1_DATA0- and USB4_1_SSTX1- DDI1 differential pair 2	O LV_DIFF		
DDI1_PAIR3+ DDI1_PAIR3-	D36 D37	Multiplexed with DP1_LANE3+, TMDS1_CLK+ and USB4_1_SSRX1+ Multiplexed with DP1_LANE3-, TMDS1_CLK- and USB4_1_SSRX1- DDI1 differential pair 3	O LV_DIFF		
DDI1_HPD	C24	Multiplexed with DP1_HPD and HDMI1_HPD DDI1 Hot plug detect	I 3.3 V	PD 100 kΩ	
DDI1_CTRLCLK_AUX+	D15	Multiplexed with DP1_AUX+, TMDS1_CTRLCLK and USB4_1_AUX+ DisplayPort AUX+ or USB4 AUX+ function if DDI1_DDC_AUX_SEL is no connect or TMDS I2C control clock if DDI1_DDC_AUX_SEL is pulled high.	I/O LV_DIFF or I/O OD 3.3 V	PD 100 kΩ (DP mode)	USB4 is not supported. TMDS is not supported. Dual Mode DisplayPort (DP++) is supported.
DDI1_CTRLDATA_AUX-	D16	Multiplexed with DP1_AUX-, TMDS1_CTRLDATA and USB4_1_AUX- DisplayPort AUX- or USB4 AUX- function if DDI1_DDC_AUX_SEL is no connect or TMDS I2C control data if DDI1_DDC_AUX_SEL is pulled high.	I/O LV_DIFF or I/O OD 3.3 V	PU 100 kΩ 3.3 V (DP mode)	
DDI1_DDC_AUX_SEL	D34	Selects the function of DDI1_CTRLCLK_AUX+ and DDI1_CTRLDATA_AUX-. This pin shall have a 1 M pull-down to logic ground on the module. If this input is floating, the AUX pair is used for the DP AUX+/- signals. If pulled-high, the AUX pair contains the CTRLCLK and CTRLDATA signals.	I 3.3 V	PD 1 MΩ	
DDI2_PAIR0+ DDI2_PAIR0-	D39 D40	Multiplexed with DP2_LANE0+, TMDS2_DATA2+ and USB4_2_SSTX0+ Multiplexed with DP2_LANE0-, TMDS2_DATA2- and USB4_2_SSTX0- DDI2 differential pair 0	O LV_DIFF		USB4 is not supported. TMDS is not supported. Dual Mode DisplayPort (DP++) is supported.
DDI2_PAIR1+ DDI2_PAIR1-	D42 D43	Multiplexed with DP2_LANE1+, TMDS2_DATA1+ and USB4_2_SSRX0+ Multiplexed with DP2_LANE1-, TMDS2_DATA1- and USB4_2_SSRX0- DDI2 differential pair 1	O LV_DIFF		
DDI2_PAIR2+ DDI2_PAIR2-	D46 D47	Multiplexed with DP2_LANE2+, TMDS2_DATA0+ and USB4_2_SSTX1+ Multiplexed with DP2_LANE2-, TMDS2_DATA0- and USB4_2_SSTX1- DDI2 differential pair 2	O LV_DIFF		
DDI2_PAIR3+ DDI2_PAIR3-	D49 D50	Multiplexed with DP2_LANE3+, TMDS2_CLK+ and USB4_2_SSRX1+ Multiplexed with DP2_LANE3-, TMDS2_CLK- and USB4_2_SSRX0- DDI2 differential pair 3	O LV_DIFF		
DDI2_HPD	D44	Multiplexed with DP2_HPD and TMDS2_HPD DDI2 hot plug detect	I 3.3 V	PD 100 kΩ	

Signal	Pin #	Description	I/O	PU/PD	Comment
DDI2_CTRLCLK_AUX+	C32	Multiplexed with DP2_AUX+, TMDS2_CTRLCLK and USB4_2_AUX+ DisplayPort AUX+ or USB4 AUX+ function if DDI2_DDC_AUX_SEL is no connect or TMDS I2C control clock if DDI2_DDC_AUX_SEL is pulled high.	I/O LV_DIFF or I/O OD 3.3 V	PD 100 kΩ (DP mode)	USB4 is not supported. TMDS is not supported. Dual Mode DisplayPort (DP++) is supported.
DDI2_CTRLDATA_AUX-	C33	Multiplexed with DP2_AUX-, TMDS2_CTRLDATA and USB4_2_AUX- DisplayPort AUX- or USB4 AUX- function if DDI2_DDC_AUX_SEL is no connect or TMDS I2C control data if DDI2_DDC_AUX_SEL is pulled high.	I/O LV_DIFF or I/O OD 3.3 V	PU 100 kΩ 3.3 V (DP mode)	
DDI2_DDC_AUX_SEL	C34	Selects the function of DDI2_CTRLCLK_AUX+ and DDI2_CTRLDATA_AUX-. This pin shall have a 1 M pull-down to logic ground on the module. If this input is floating, the AUX pair is used for the DP AUX+/- signals. If pulled-high, the AUX pair contains the TMDS CTRLCLK and CTRLDATA signals.	I 3.3V	PD 1 MΩ	
DDI3_PAIR0+ DDI3_PAIR0-	C39 C40	Multiplexed with DP3_LANE0+ and TMDS3_DATA2+ Multiplexed with DP3_LANE0- and TMDS3_DATA2- DDI3 differential pair 0	O LV_DIFF		USB4 is not supported. TMDS is not supported. Dual Mode DisplayPort (DP++) is supported.
DDI3_PAIR1+ DDI3_PAIR1-	C42 C43	Multiplexed with DP3_LANE1+ and TMDS3_DATA1+ Multiplexed with DP3_LANE1- and TMDS3_DATA1- DDI3 differential pair 1	O LV_DIFF		
DDI3_PAIR2+ DDI3_PAIR2-	C46 C47	Multiplexed with DP3_LANE2+ and TMDS3_DATA0+ Multiplexed with DP3_LANE2- and TMDS3_DATA0- DDI3 differential pair 2	O LV_DIFF		
DDI3_PAIR3+ DDI3_PAIR3-	C49 C50	Multiplexed with DP3_LANE3+ and TMDS3_CLK+ Multiplexed with DP3_LANE3- and TMDS3_CLK- DDI3 differential pair 3	O LV_DIFF		
DDI3_HPD	C44	Multiplexed with DP3_HPD and TMDS3_HPD DDI3 hot plug detect	I 3.3 V	PD 100 kΩ	
DDI3_CTRLCLK_AUX+	C36	Multiplexed with DP3_AUX+ and TMDS3_CTRLCLK DisplayPort AUX+ function if DDI3_DDC_AUX_SEL is no connect or TMDS I2C control clock if DDI3_DDC_AUX_SEL is pulled high.	I/O LV_DIFF or I/O OD 3.3 V	PD 100 kΩ (DP mode)	USB4 is not supported. TMDS is not supported. Dual Mode DisplayPort (DP++) is supported.
DDI3_CTRLDATA_AUX-	C37	Multiplexed with DP3_AUX- and TMDS3_CTRLDATA DisplayPort AUX- function if DDI3_DDC_AUX_SEL is no connect or TMDS I2C control data if DDI3_DDC_AUX_SEL is pulled high.	I/O LV_DIFF or I/O OD 3.3 V	PU 100 kΩ 3.3 V (DP mode)	
DDI3_DDC_AUX_SEL	C38	Selects the function of DDI3_CTRLCLK_AUX+ and DDI3_CTRLDATA_AUX-. This pin shall have a 1 M pull-down to logic ground on the module. If this input is floating, the AUX pair is used for the DP AUX+/- signals. If pulled-high, the AUX pair contains the TMDS CTRLCLK and CTRLDATA signals.	I 3.3 V	PD 1 MΩ	



USB4 is not supported. TMDS is not supported. Dual-Mode DisplayPort (DP++) is supported.

Table 26 Embedded DisplayPort Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
eDP_TX3+ eDP_TX3- eDP_TX2+ eDP_TX2- eDP_TX1+ eDP_TX1- eDP_TX0+ eDP_TX0-	A81 A82 A71 A72 A73 A74 A75 A76	eDP differential pairs	O LV_DIFF AC coupled off module		
eDP_VDD_EN	A77	eDP power enable	O 3.3 V	PD 100 kΩ	
eDP_BKLT_EN	B79	eDP backlight enable	O 3.3 V	PD 100 kΩ	
eDP_BKLT_CTRL	B83	eDP backlight brightness control	O 3.3 V	PD 100 kΩ	
eDP_AUX+	A83	eDP AUX+	I/O LV_DIFF AC coupled off module		
eDP_AUX-	A84	eDP AUX-	I/O LV_DIFF AC coupled off module		
eDP_HPD	A87	Detection of hot plug / unplug and notification of the link layer	I 3.3 V	PD 100 kΩ	



- Note**
1. The eDP interface is multiplexed with LVDS interface.
 2. This interface is configured in the BIOS to support LVDS by default. For eDP support, go to Advanced -> Graphics -> Active LFP Configuration in the BIOS setup menu and select "eDP".
 3. The LVDS/eDP interface does not support both LVDS and eDP signals at the same time.

Table 27 LVDS Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
LVDS_A0+ LVDS_A0- LVDS_A1+ LVDS_A1- LVDS_A2+ LVDS_A2- LVDS_A3+ LVDS_A3-	A71 A72 A73 A74 A75 A76 A78 A79	LVDS Channel A differential pairs	O LVDS		
LVDS_A_CK+ LVDS_A_CK-	A81 A82	LVDS Channel A differential clock	O LVDS		

Signal	Pin #	Description	I/O	PU/PD	Comment
LVDS_B0+	B71	LVDS Channel B differential pairs	O LVDS		
LVDS_B0-	B72				
LVDS_B1+	B73				
LVDS_B1-	B74				
LVDS_B2+	B75				
LVDS_B2-	B76				
LVDS_B3+	B77				
LVDS_B3-	B78				
LVDS_B_CK+	B81	LVDS Channel B differential clock	O LVDS		
LVDS_B_CK-	B82				
LVDS_VDD_EN	A77	LVDS panel power enable	O 3.3 V	PD 100 kΩ	
LVDS_BKLT_EN	B79	LVDS panel backlight enable	O 3.3 V	PD 100 kΩ	
LVDS_BKLT_CTRL	B83	LVDS panel backlight brightness control	O 3.3 V	PD 100 kΩ	
LVDS_I2C_CK	A83	DDC lines used for flat panel detection and control	I/O 3.3 V	PU 2.2 kΩ 3.3 V	PU for LVDS support (default)
LVDS_I2C_DAT	A84	DDC lines used for flat panel detection and control	I/O 3.3 V	PU 2.2 kΩ 3.3 V	PU for LVDS support (default)



- Note**
1. The LVDS interface is multiplexed with eDP interface.
 2. The BIOS supports LVDS by default. For eDP support, go to Advanced -> Graphics -> Active LFP Configuration in the BIOS setup menu and select "eDP".
 3. The LVDS/eDP interface does not support both LVDS and eDP signals at the same time.

Table 28 SATA Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
SATA0_RX+ SATA0_RX-	A19 A20	SATA channel 0, receive input differential pair	I SATA		Connected by default. Multiplexed with SATA2 port
SATA0_TX+ SATA0_TX-	A16 A17	SATA channel 0, transmit output differential pair	O SATA		
SATA1_RX+ SATA1_RX-	B19 B20	SATA channel 1, receive input differential pair	I SATA		SATA Gen3 (6 Gb/s). Connected by default
SATA1_TX+ SATA1_TX-	B16 B17	SATA channel 1, transmit output differential pair	O SATA		
SATA2_RX+ SATA2_RX-	A25 A26	SATA channel 2, receive input differential pair	I SATA		Multiplexed with SATA0 port. SATA2 port can be selected in the BIOS Setup.
SATA2_TX+ SATA2_TX-	A22 A23	SATA channel 2, transmit output differential pair	O SATA		
SATA3_RX+ SATA3_RX-	B25 B26	SATA channel 3, receive input differential pair	I SATA		Not connected by default. SATA3 can be connected instead of SATA1 (assembly option).
SATA3_TX+ SATA3_TX-	B22 B23	SATA channel 3, transmit output differential pair	O SATA		
(S)ATA_ACT#	A28	SATA activity indicator, active low	O 3.3 V		

Table 29 USB 3.x Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
USB0+	A46	USB Port 0, data + or D+	I/O USB		USB Client mode is not supported.
USB0-	A45	USB Port 0, data - or D-	I/O USB		
USB1+	B46	USB Port 1, data + or D+	I/O USB		
USB1-	B45	USB Port 1, data - or D-	I/O USB		
USB2+	A43	USB Port 2, data + or D+	I/O USB		
USB2-	A42	USB Port 2, data - or D-	I/O USB		
USB3+	B43	USB Port 3, data + or D+	I/O USB		
USB3-	B42	USB Port 3, data - or D-	I/O USB		
USB4+	A40	USB Port 4, data + or D+	I/O USB		
USB4-	A39	USB Port 4, data - or D-	I/O USB		
USB5+	B40	USB Port 5, data + or D+	I/O USB		
USB5-	B39	USB Port 5, data - or D-	I/O USB		
USB6+	A37	USB Port 6, data + or D+	I/O USB		
USB6-	A36	USB Port 6, data - or D-	I/O USB		
USB7+	B37	USB Port 7, data + or D+	I/O USB		Supports Secure Biometrics Camera
USB7-	B36	USB Port 7, data - or D-	I/O USB		

Signal	Pin #	Description	I/O	PU/PD	Comment
USB_SSRX0+	C4	Additional receive signal differential pairs for the Superspeed USB data path	I USB_SS		
USB_SSRX0-	C3				
USB_SSTX0+	D4	Additional transmit signal differential pairs for the Superspeed USB data path	O USB_SS		
USB_SSTX0-	D3				
USB_SSRX1+	C7	Additional receive signal differential pairs for the Superspeed USB data path	I USB_SS		
USB_SSRX1-	C6				
USB_SSTX1+	D7	Additional transmit signal differential pairs for the Superspeed USB data path	O USB_SS		
USB_SSTX1-	D6				
USB_SSRX2+	C10	Additional receive signal differential pairs for the Superspeed USB data path	I USB_SS		
USB_SSRX2-	C9				
USB_SSTX2+	D10	Additional transmit signal differential pairs for the Superspeed USB data path	O USB_SS		
USB_SSTX2-	D9				
USB_SSRX3+	C13	Additional receive signal differential pairs for the Superspeed USB data path	I USB_SS		
USB_SSRX3-	C12				
USB_SSTX3+	D13	Additional transmit signal differential pairs for the Superspeed USB data path	O USB_SS		
USB_SSTX3-	D12				
USB_0_1_OC#	B44	USB over-current sense, USB ports 0 and 1. A pull-up for this line is present on the module. An open drain driver from a USB current monitor on the carrier board may drive this line low.	I 3.3 VSB	PU 10 kΩ 3.3 VSB	
USB_2_3_OC#	A44	USB over-current sense, USB ports 2 and 3. A pull-up for this line is on the module. An open drain driver from a USB current monitor on the carrier board may drive this line low. .	I 3.3 VSB	PU 10 kΩ 3.3 VSB	
USB_4_5_OC#	B38	USB over-current sense, USB ports 4 and 5. A pull-up for this line shall be present on the module. An open drain driver from a USB current monitor on the carrier board may drive this line low.	I 3.3 VSB	PU 10 kΩ 3.3 VSB	
USB_6_7_OC#	A38	USB over-current sense, USB ports 6 and 7. A pull-up for this line shall be present on the module. An open drain driver from a USB current monitor on the carrier board may drive this line low.	I 3.3 VSB	PU 10 kΩ 3.3 VSB	
USB0_HOST_PRSENT	B48	Module USB client may detect the presence of a USB host on USB0. A high values indicates that a host is present.	I 3.3 VSB		Not connected
RSMRST_OUT#	A48	USB devices that are to be powered in the S5 / S4 / S0i3 suspend states should not have their 5V VBUS power enabled before RSMRST_OUT# transitions to the high state.	O 3.3 VSB		



Note

USB4 is not supported.

Table 30 NBASE-T Ethernet Signal Descriptions

Gigabit Ethernet	Pin #	Description	I/O	PU/PD	Comment																				
GBE0_MDI0+ GBE0_MDI0- GBE0_MDI1+ GBE0_MDI1- GBE0_MDI2+ GBE0_MDI2- GBE0_MDI3+ GBE0_MDI3-	A13 A12 A10 A9 A7 A6 A3 A2	Gigabit Ethernet Controller 0: Media Dependent Interface Differential Pairs 0, 1, 2, 3. The MDI can operate in 1000, 100, and 10 Mb/s modes or in 2.5 Gbps modes. Some pairs are unused in some modes according to the following: <table><tr><td></td><td>1000BASE-T 2.5GBASE-T</td><td>100BASE-TX</td><td>10BASE-T</td></tr><tr><td>MDI[0]+/-</td><td>B1_DA+/-</td><td>TX+/-</td><td>TX+/-</td></tr><tr><td>MDI[1]+/-</td><td>B1_DB+/-</td><td>RX+/-</td><td>RX+/-</td></tr><tr><td>MDI[2]+/-</td><td>B1_DC+/-</td><td></td><td></td></tr><tr><td>MDI[3]+/-</td><td>B1_DD+/-</td><td></td><td></td></tr></table>		1000BASE-T 2.5GBASE-T	100BASE-TX	10BASE-T	MDI[0]+/-	B1_DA+/-	TX+/-	TX+/-	MDI[1]+/-	B1_DB+/-	RX+/-	RX+/-	MDI[2]+/-	B1_DC+/-			MDI[3]+/-	B1_DD+/-			I/O Analog		
	1000BASE-T 2.5GBASE-T	100BASE-TX	10BASE-T																						
MDI[0]+/-	B1_DA+/-	TX+/-	TX+/-																						
MDI[1]+/-	B1_DB+/-	RX+/-	RX+/-																						
MDI[2]+/-	B1_DC+/-																								
MDI[3]+/-	B1_DD+/-																								
GBE0_ACT#	B2	Gigabit Ethernet Controller 0 activity indicator, active low	O 3.3 VSB		Low during Link Toggling during Link Activity																				
GBE0_LINK# ^{1,2}	A8	Gigabit Ethernet Controller 0 link indicator, active low	O 3.3 VSB																						
GBE0_LINK_MID#	A4	Gigabit Ethernet Controller MID Speed Link indicator, active low (GBE0_LINK100# in COM Express Rev. 3.0). If active, the link is established but at a speed lower than the maximum speed supported by the Ethernet controller. Based on capabilities of the Ethernet controller used, this signal might not be active for all possible lower link speeds.	O 3.3 VSB																						
GBE0_LINK_MAX#	A5	Gigabit Ethernet Controller MAX Speed Link Indicator, active low (GBE0_LINK1000# in COM Express Rev 3.0). If active, the link is established at the maximum link speed supported by the controller	O 3.3 VSB																						
GBE0_CTREF	A14	Reference voltage for carrier board Ethernet channel 0 magnetics center tap. The reference voltage is determined by the requirements of the module PHY and may be as low as 0 V and as high as 3.3 V. The reference voltage output shall be current limited on the module. In the case in which the reference is shorted to ground, the current shall be limited to 250 mA or less.	REF		Not connected. I226 controller requires no center tab reference voltage, only decoupling capacitors.																				
GBE0_SDP	A49	Gigabit Ethernet Controller 0 Software-Definable Pin. Can also be used for IEEE1588 support such as a 1 pps signal.	I/O 3.3 VSB		Signal is provided by the Intel i226 controller																				



- Note**
- ¹ The GBE0_LINK# output is not active during a 10 Mb and 100 Mb connection. It is only active during a 1 Gb or 2.5 Gb connection. This is a limitation of Ethernet controller since it has only three LED outputs.
 - ² The GBE0_LINK# signal is a logic AND of the GBE0_LINK_MID# and GBE0_LINK_MAX# signals on the conga-TCRP1 module.

Table 31 High Definition Audio Signals Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
HDA_RST#	A30	Reset output to codec; active low	O 3.3 V		
HDA_SYNC	A29	Sample-synchronization signal to the codec(s)	O 3.3 V		
HDA_BITCLK	A32	Serial data clock generated by the external codec(s)	O 3.3 V		
HDA_SDOUT	A33	Serial TDM data output to the codec	O 3.3 V		
HDA_SDIN0	B30	Serial TDM data input from codec 0	I/O 3.3 V	PD 49 kΩ	
HDA_SDIN1/ SNDW0_DAT ¹	B29	Serial TDM data input from codec 1	I/O 3.3 V	PD 49 kΩ	Default
		Alternative use as Soundwire bi-directional data line	I/O 1.8 V		Assembly option
HDA_SDIN2/ SNDW0_CLK ¹	B28	Serial TDM data input from codec 2	I/O 3.3 V	PD 49 kΩ	Default
		Alternative use as Soundwire bi-directional clock line	I/O 1.8 V		Assembly option

**Note**

¹. Optionally, the conga-TCRP1 can support SoundWire (assembly option) instead of HDA (default).

Table 32 LPC Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
LPC_AD0	B4	LPC Mode: LPC multiplexed address, command and data bus	I/O 3.3 V	PU 20 kΩ 3.3 V	
LPC_AD1	B5				
LPC_AD2	B6				
LPC_AD3	B7				
LPC_FRAME#	B3	LPC Mode: LPC Frame indicates the start of a LPC cycle	O 3.3 V		
LPC_CLK	B10	LPC Mode: LPC clock output	O 3.3 V		24 MHz
LPC_DRQ0# ¹	B8	LPC Mode: LPC serial DMA request	I 3.3 V		Not connected
LPC_DRQ1# ¹	B9				
LPC_SERIRQ	A50	LPC Mode: LPC serial interrupt	I/O 3.3 V	PU 10 kΩ 3.3 V	
SUS_STAT#	B18	LPC Mode: Indicates imminent suspend operation. It is used to notify LPC devices that a low power state will be entered soon. LPC devices may need to preserve memory or isolate outputs during the low power state.	O 3.3 V		
ESPI_EN# ²	B47	This signal is used by the carrier to indicate the operating mode of the LPC/eSPI bus. If left unconnected on the carrier, LPC mode (default) is selected. If pulled to GND on the carrier, eSPI mode is selected. This signal is pulled to a logic high on the module through a resistor. The carrier should only float this line or pull it low.	I		Not connected

**Note**

¹. The conga-TCRP1 does not support LPC_DRQ.

². The conga-TCRP1 does not support ESPI mode.

Table 33 SPI BIOS Flash Interface Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
SPI_CS#	B97	Chip select for carrier board SPI BIOS flash	O 1.8 VSB	PU 10 kΩ 1.8 VSB	
SPI_MISO	A92	Data in to module from carrier board SPI BIOS flash	I 1.8 VSB		
SPI_MOSI	A95	Data out from module to carrier board SPI BIOS flash	O 1.8 VSB		
SPI_CLK	A94	Clock from module to carrier board SPI BIOS flash	O 1.8 VSB		
SPI_POWER	A91	Power source for carrier board SPI BIOS flash. SPI_POWER shall be used to power SPI BIOS flash on the carrier only.	O 1.8 VSB		
BIOS_DIS0#	A34	Selection strap to determine the BIOS boot device	I 3.3 VSB	PU 10 kΩ 3.3 VSB	
BIOS_DIS1#	B88	Selection strap to determine the BIOS boot device. Refer to table 4.15 of the COM Express Module Base Specification 3.1 for strapping options of BIOS disable signals.	I 3.3 VSB	PU 10 kΩ 3.3 VSB	

Table 34 Miscellaneous Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
I2C_CK	B33	General purpose I ² C port clock output/input	I/O OD 3.3 VSB	PU 2.2 kΩ 3.3 VSB	
I2C_DAT	B34	General purpose I ² C port data I/O line	I/O OD 3.3 V	PU 2.2 kΩ 3.3 VSB	
SPKR	B32	Output for audio enunciator, the "speaker" in PC-AT systems	O 3.3 V	PD 10 kΩ	
WDT	B27	Output indicating that a watchdog time-out event has occurred	O 3.3 V	PD 100 kΩ	
FAN_PWMOUT ^{1,2}	B101	Fan speed control. Uses the Pulse Width Modulation (PWM) technique to control the fan's RPM.	O OD 3.3 V		Output High or Hi-Z.
FAN_TACHIN ¹	B102	Fan tachometer input	I OD	PU 47 kΩ 3.3 V	Requires a fan with a two pulse output.
TPM_PP	A96	Physical Presence pin of Trusted Platform Module (TPM). Active high. TPM chip has an internal pull-down. This signal is used to indicate Physical Presence to the TPM.	I 3.3 V	PD 10 kΩ	TPM 2.0 is not using this signal.



- Note**
- ¹ Pins are protected on the module by a series schottky diode.
 - ² Pull-down resistor is required on the carrier board for proper logic level.

Table 35 General Purpose I/O Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
GPO0	A93	General purpose output pins	O 3.3 V		
GPO1	B54		O 3.3 V		
GPO2	B57		O 3.3 V		
GPO3	B63		O 3.3 V		
GPI0	A54	General purpose input pins (bidirectional signal). Pulled high internally on the module.	I 3.3 V	PU 47 k Ω 3.3 V	
GPI1	A63		I 3.3 V	PU 47 k Ω 3.3 V	
GPI2	A67		I 3.3 V	PU 47 k Ω 3.3 V	
GPI3	A85		I 3.3 V	PU 47 k Ω 3.3 V	

**Note**

The conga-TCRP1 does not support SDIO.

Table 36 Power and System Management Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
PWRBTN#	B12	Power button to bring system out of S5 (soft off), active on falling edge Note: For proper detection, assert a pulse width of at least 16 ms	I 3.3 VSB	PU 10 k Ω 3.3 VSB	Active in S5e state
SYS_RESET#	B49	Reset button input. Active low input. Edge triggered. System will not be held in hardware reset while this input is kept low. Note: For proper detection, assert a pulse width of at least 16 ms.	I 3.3 VSB	PU 10 k Ω 3.3 VSB	
CB_RESET#	B50	Reset output from module to Carrier Board. Active low. Issued by module chipset and may result from a low SYS_RESET# input, a low PWR_OK input, a VCC_12V power input that falls below the minimum specification, a watchdog timeout, or may be initiated by the module software.	O 3.3 VSB		
PWR_OK	B24	Power OK from main power supply. A high value indicates that the power is good	I 3.3 VSB		Set by resistor divider to accept 3.3 V
SUS_STAT#	B18	Indicates imminent suspend operation; used to notify LPC devices	O 3.3 VSB		
SUS_S3#	A15	Indicates system is in Suspend to RAM state. Active-low output. An inverted copy of SUS_S3# on the carrier board (also known as "PS_ON") may be used to enable the non-standby power on a typical ATX power supply.	O 3.3 VSB	PD 100 k Ω	
SUS_S4#	A18	Indicates system is in Suspend to Disk state. Active low output	O 3.3 VSB	PD 100 k Ω	
SUS_S5#	A24	Indicates system is in Soft Off state	O 3.3 VSB	PD 100 k Ω	
WAKE0#	B66	PCI Express wake up signal	I 3.3 VSB	PU 10 k Ω 3.3 VSB	
WAKE1#	B67	General purpose wake up signal.	I 3.3 VSB	PU 10 k Ω 3.3 VSB	
BATLOW#	A27	Battery low input. This signal may be driven low by external circuitry to signal that the system battery is low, or may be used to signal some other external power-management event.	I 3.3 VSB	PU 10 k Ω 3.3 VSB	

Signal	Pin #	Description	I/O	PU/PD	Comment
LID# ¹	A103	Lid switch. Used by the ACPI operating system for a LID switch. Note: For proper detection, assert a pulse width of at least 16 ms.	I 3.3 VSB	PU 47 kΩ 3.3 VSB	
SLEEP# ¹	B103	Sleep button. Used by the ACPI operating system to bring the system to sleep state or to wake it up again. Note: For proper detection, assert a pulse width of at least 16 ms.	I 3.3 VSB	PU 47 kΩ 3.3 VSB	Active in S5e state



Note

¹. Pins are protected on the module by a series schottky diode.

Table 37 Rapid Shutdown Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
RAPID_SHUTDOWN	C67	Trigger for Rapid Shutdown. Must be driven to 5V through a ≤50 ohm source impedance for ≥ 20 μs.	I 3.3 V or 5 V		Not connected



Note

The conga-TCRP1 does not support Rapid Shutdown.

Table 38 Thermal Protection Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
THRM#	B35	Input from off-module temp sensor indicating an over-temp situation	I 3.3 V	PU 10 kΩ 3.3 V	
THRMTRIP#	A35	Active low output indicating that the CPU has entered thermal shutdown	O 3.3 V		

Table 39 SMBus Signal Description

Signal	Pin #	Description	I/O	PU/PD	Comment
SMB_CK	B13	System Management Bus bidirectional clock line.	I/O OD 3.3 VSB	PU 2.2 kΩ 3.3 VSB	
SMB_DAT	B14	System Management Bus bidirectional data line.	I/O OD 3.3 VSB	PU 2.2 kΩ 3.3 VSB	
SMB_ALERT#	B15	System Management Bus Alert – active low input can be used to generate an SMI# (System Management Interrupt) or to wake the system.	I 3.3 VSB	PU 10 kΩ 3.3 VSB	Active in S5e state

Table 40 General Purpose Serial Interface Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
SER0_TX ^{1,2}	A98	General purpose serial port transmitter	O 3.3 V		
SER1_TX ^{1,2}	A101	General purpose serial port transmitter	O 3.3 V		
SER0_RX ¹	A99	General purpose serial port receiver	I 3.3 V	PU 47 kΩ 3.3 V	
SER1_RX ¹	A102	General purpose serial port receiver	I 3.3 V	PU 47 kΩ 3.3 V	



Note

- ^{1.} Pins are protected on the module by a series schottky diode.
- ^{2.} Pull-down resistor is required on the carrier board for proper logic level.

Table 41 General Purpose SPI Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
GP_SPI_CS#	C45	Chip select from module's SPI master to carrier's SPI slave	O 3.3 VSB		
GP_SPI_MISO	B98	Serial data into module SPI master from the carrier SPI slave ("Master In Slave Out")	I 3.3 VSB		
GP_SPI_MOSI	A86	Serial data from the module SPI master to the carrier SPI slave ("Master Out Slave In")	O 3.3 VSB		
GP_SPI_CK	B99	Clock from the module SPI master to carrier SPI slave	O 3.3 VSB		

Table 42 Module Type Definition Signal Description

Signal	Pin #	Description	I/O	Comment																												
TYPE0# TYPE1# TYPE2#	C54 C57 D57	The TYPE pins indicate to the carrier board the pinout type that is implemented on the module. The pins are tied on the module to either ground (GND) or are no-connects (NC). For pinout Type 1, these pins are don't care (X). <table><tr><th>TYPE2#</th><th>TYPE1#</th><th>TYPE0#</th><th></th></tr><tr><td>X</td><td>X</td><td>X</td><td>Pinout Type 1</td></tr><tr><td>NC</td><td>NC</td><td>NC</td><td>Pinout Type 2</td></tr><tr><td>NC</td><td>NC</td><td>GND</td><td>Pinout Type 3 (no IDE)</td></tr><tr><td>NC</td><td>GND</td><td>NC</td><td>Pinout Type 4 (no PCI)</td></tr><tr><td>NC</td><td>GND</td><td>GND</td><td>Pinout Type 5 (no IDE, no PCI)</td></tr><tr><td>GND</td><td>NC</td><td>NC</td><td>Pinout Type 6 (no IDE, no PCI)</td></tr></table> The carrier board should implement combinatorial logic that monitors the module 'TYPE' pins and keeps power off (e.g deactivates the ATX_ON signal for an ATX power supply) if an incompatible module pin-out type is detected. The carrier board logic may also implement a fault indicator such as an LED.	TYPE2#	TYPE1#	TYPE0#		X	X	X	Pinout Type 1	NC	NC	NC	Pinout Type 2	NC	NC	GND	Pinout Type 3 (no IDE)	NC	GND	NC	Pinout Type 4 (no PCI)	NC	GND	GND	Pinout Type 5 (no IDE, no PCI)	GND	NC	NC	Pinout Type 6 (no IDE, no PCI)	PDS	TYPE[0:2]# signals are available on all modules following the Type 2-6 Pinout standard. The conga-TCRP1 is based on the COM Express Type 6 pinout therefore the pins 0 and 1 are not connected and pin 2 is connected to GND.
TYPE2#	TYPE1#	TYPE0#																														
X	X	X	Pinout Type 1																													
NC	NC	NC	Pinout Type 2																													
NC	NC	GND	Pinout Type 3 (no IDE)																													
NC	GND	NC	Pinout Type 4 (no PCI)																													
NC	GND	GND	Pinout Type 5 (no IDE, no PCI)																													
GND	NC	NC	Pinout Type 6 (no IDE, no PCI)																													
TYPE10#	A97	Dual use pin. Indicates to the carrier board that a Type 10 module is installed. Indicates to the carrier that a Rev. 1.0/2.0 module is installed. <table><tr><th colspan="2">TYPE10#</th><th></th></tr><tr><td>NC</td><td></td><td>Pinout R2.0</td></tr><tr><td>PD</td><td></td><td>Pinout Type 10 pull down to ground with 4.7k resistor</td></tr><tr><td>12V</td><td></td><td>Pinout R1.0</td></tr></table> This pin is reclaimed from VCC_12V pool. In R1.0 modules this pin will connect to other VCC_12V pins. In R2.0 this pin is defined as a no-connect for Types 1-6. A carrier can detect a R1.0 module by the presence of 12 V on this pin. R2.0 module Types 1-6 will no-connect this pin. Type 10 modules shall pull this pin to ground through a 4.7 kΩ resistor.	TYPE10#			NC		Pinout R2.0	PD		Pinout Type 10 pull down to ground with 4.7k resistor	12V		Pinout R1.0	PDS	Not connected to indicate "Pinout R2.0".																
TYPE10#																																
NC		Pinout R2.0																														
PD		Pinout Type 10 pull down to ground with 4.7k resistor																														
12V		Pinout R1.0																														

Table 43 Power and GND Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
VCC_12V	A104-A109 B104-B109 C104-C109 D104-D109	Primary power input: +12V nominal. All available VCC_12V pins on the connector(s) shall be used.	P		
VCC_5V_SBY	B84-B87	Standby power input: +5.0V nominal. If VCC5_SBY is used, all available VCC_5V_SBY pins on the connector(s) shall be used. Only used for standby and suspend functions. May be left unconnected if these functions are not used in the system design.	P		
VCC_RTC	A47	Real-time clock circuit-power input. Nominally +3.0V.	P		
GND	A1, A11, A21, A31, A41, A51, A57, A60, A66, A70, A80, A90, A100, A110, B1, B11, B21, B31, B41, B51, B60, B70, B80, B90, B100, B110 C1, C2, C5, C8, C11, C14, C21, C31, C41, C51, C60, C70, C73, C76, C80, C84, C87, C90, C93, C96, C100, C103, C110, D1, D2, D5, D8, D11, D14, D21, D31, D41, D51, D60, D67, D70, D73, D76, D80, D84, D87, D90, D93, D96, D100, D103, D110	Ground: DC power and signal and AC signal return path. All available GND connector pins shall be used and tied to Carrier Board GND plane.	P		

9 System Resources

TBD

10 BIOS Setup Description

The BIOS setup description of the conga-TCRP1 can be viewed without having access to the module. However, access to the restricted area of the congatec website is required in order to download the necessary tool (CgMlfViewer) and Menu Layout File (MLF).

The MLF contains the BIOS setup description of a particular BIOS revision. The MLF can be viewed with the CgMlfViewer tool. This tool offers a search function to quickly check for supported BIOS features. It also shows where each feature can be found in the BIOS setup menu.

For more information, refer to [https://wiki.congatec.com/wiki/BIOS_Setup_Description_\(AN42\)](https://wiki.congatec.com/wiki/BIOS_Setup_Description_(AN42)).



Note

If you do not have access to the restricted area of the congatec website, contact your local congatec sales representative.

10.1 Navigating the BIOS Setup Menu

The BIOS setup menu shows the features and options supported in the congatec BIOS. To access and navigate the BIOS setup menu, press the or <F2> key during POST. The right frame displays the key legend. Above the key legend is an area reserved for text messages. These text messages explain the options and the possible impacts when changing the selected option in the left frame.

10.2 BIOS Versions

The BIOS displays the BIOS project name and the revision code during POST, and on the main setup screen. The initial production BIOS for conga-TCRP1 is identified as TCV4RNxx, where:

- R is the identifier for a BIOS ROM file
- N is the so called feature number
- xx is the major and minor revision number

The binary size for TCV4RNxx is 32 MB.

10.3 Updating the BIOS

BIOS updates are recommended to correct platform issues or enhance the feature set of the module. The conga-TCRP1 features a congatec/AMI AptioEFI firmware on an onboard flash ROM chip. You can update the firmware with the congatec System Utility. The utility has four versions—UEFI shell, Win32 command line, Win32 GUI, and Linux version.

For more information about “Updating the BIOS”, refer to https://wiki.congatec.com/wiki/Congatec_System_Utility_-_CGUTIL



Caution

We recommend to use only the UEFI shell for critical updates.

10.3.1 Update from External Flash

For instructions on how to update the BIOS from external flash, refer to [https://wiki.congatec.com/wiki/External_BIOS_Update_\(AN07\)](https://wiki.congatec.com/wiki/External_BIOS_Update_(AN07)).

10.4 Supported Flash Devices

The conga-TCRP1 supports:

- Winbond W25R256JWEIQ (32 MB, 1.8 V)

The flash device can be used on the carrier board to support external BIOS. For more information about external BIOS support, refer to [https://wiki.congatec.com/wiki/External_BIOS_Update_\(AN07\)](https://wiki.congatec.com/wiki/External_BIOS_Update_(AN07)).



Note

For the latest supported flash devices, refer to https://wiki.congatec.com/wiki/Supported_SPI_Flash_Devices_for_BIOS.