

conga-TC750

COM Express® 3.1 Type 6 Compact Module with Intel® Core™ Ultra Series 2 Processors

User's Guide

Revision 0.01 (Preliminary)



Revision History

Revision Date (yyyy-mm-dd) Author Changes		Changes		
	0.01	2025-07-31	AEM	Preliminary release



Preface

This user's guide provides information about the components, features, connectors and system resources available on the conga-TC750. It is one of three documents that should be referred to when designing a COM Express® application. The other reference documents that should be used include the following:

- COM Express® Module Base Specification
- COM Express[®] Carrier Design Guide

These documents are available on the PICMG website at www.picmg.org. Additionally, check the restricted area of the congatec website at www.congatec.com and the website of the respective silicon vendor for relevant documents (Erratum, PCN, Sighting Reports and others).

Software Licenses

Notice Regarding Open Source Software

The congatec products contain Open Source software that has been released by programmers under specific licensing requirements such as the "General Public License" (GPL) Version 2 or 3, the "Lesser General Public License" (LGPL), the "ApacheLicense" or similar licenses.

You can find the specific details at https://www.congatec.com/en/licenses/. Search for the revision of the BIOS/UEFI or Board Controller Software (as shown in the POST screen or BIOS setup) to get the complete product related license information. To the extent that any accompanying material such as instruction manuals, handbooks etc. contain copyright notices, conditions of use or licensing requirements that contradict any applicable Open Source license, these conditions are inapplicable.

The use and distribution of any Open Source software contained in the product is exclusively governed by the respective Open Source license. The Open Source software is provided by its programmers without ANY WARRANTY, whether implied or expressed, of any fitness for a particular purpose, and the programmers DECLINE ALL LIABILITY for damages, direct or indirect, that result from the use of this software.

OEM/ CGUTL BIOS

BIOS/UEFI modified by customer via the congatec System Utility (CGUTL) is subject to the same license as the BIOS/UEFI it is based on. You can find the specific details at https://www.congatec.com/en/licenses/.



Disclaimer

The information contained within this user's guide, including but not limited to any product specification, is subject to change without notice.

congatec GmbH provides no warranty with regard to this user's guide or any other information contained herein and hereby expressly disclaims any implied warranties of merchantability or fitness for any particular purpose with regard to any of the foregoing. congatec GmbH assumes no liability for any damages incurred directly or indirectly from any technical or typographical errors or omissions contained herein or for discrepancies between the product and the user's guide. In no event shall congatec GmbH be liable for any incidental, consequential, special, or exemplary damages, whether based on tort, contract or otherwise, arising out of or in connection with this user's guide or any other information contained herein or the use thereof.

Intended Audience

This user's guide is intended for technically qualified personnel. It is not intended for general audiences.

RoHS Directive

All congatec GmbH designs comply with EU RoHS Directive 2011/65/EU and Delegated Directive 2015/863.

WEEE Directive



To comply with Directive 2012/19/EU on Waste Electrical and Electronic Equipment (WEEE), ensure that this product is disposed of correctly at the end of its lifecycle. Customers are required to take electrical and electronic equipment to designated collection facilities separate from unsorted municipal waste, following applicable regional laws.

Proper disposal through designated collection points allows for the recycling, recovery, and reuse of valuable materials, supporting a more efficient use of resources and reducing environmental impact.



Standalone congatec components, such as modules, carrier boards, and cooling solutions are designed to function only within other products. WEEE registration for the complete product must be completed by the entity placing the final product on the market.

Certification



congatec GmbH is certified to DIN EN ISO 9001 standard.



Electrostatic Sensitive Device



All congatec GmbH products are electrostatic sensitive devices. They are enclosed in static shielding bags, and shipped enclosed in secondary packaging (protective packaging). The secondary packaging does not provide electrostatic protection.

Do not remove the device from the static shielding bag or handle it, except at an electrostatic-free workstation. Also, do not ship or store electronic devices near strong electrostatic, electromagnetic, magnetic, or radioactive fields unless the device is contained within its original packaging. Be aware that failure to comply with these guidelines will void the congatec GmbH Limited Warranty.

Copyright Notice

Copyright © 2025, congatec GmbH. All rights reserved. All text, pictures and graphics are protected by copyrights. No copying is permitted without written permission from congatec GmbH.

congatec GmbH has made every attempt to ensure that the information in this document is accurate yet the information contained within is supplied "as-is".

Symbols

The following symbols are used in this user's guide:



Warning

Warnings indicate conditions that, if not observed, can cause personal injury.



Caution

Cautions warn the user about how to prevent damage to hardware or loss of data.



Notes call attention to important information that should be observed.



Trademarks

Product names, logos, brands, and other trademarks featured or referred to within this user's guide, or the congatec website, are the property of their respective trademark holders. These trademark holders are not affiliated with congatec GmbH, our products, or our website.

Warranty

congatec GmbH makes no representation, warranty or guaranty, express or implied regarding the products except its standard form of limited warranty ("Limited Warranty") per the terms and conditions of the congatec entity, which the product is delivered from. These terms and conditions can be downloaded from www.congatec.com. congatec GmbH may in its sole discretion modify its Limited Warranty at any time and from time to time.

The products may include software. Use of the software is subject to the terms and conditions set out in the respective owner's license agreements, which are available at www.congatec.com and/or upon request.

Beginning on the date of shipment to its direct customer and continuing for the published warranty period, congatec GmbH represents that the products are new and warrants that each product failing to function properly under normal use, due to a defect in materials or workmanship or due to non conformance to the agreed upon specifications, will be repaired or exchanged, at congatec's option and expense.

Customer will obtain a Return Material Authorization ("RMA") number from congatec GmbH prior to returning the non conforming product freight prepaid. congatec GmbH will pay for transporting the repaired or exchanged product to the customer.

Repaired, replaced or exchanged product will be warranted for the repair warranty period in effect as of the date the repaired, exchanged or replaced product is shipped by congatec, or the remainder of the original warranty, whichever is longer. This Limited Warranty extends to congatec's direct customer only and is not assignable or transferable.

Except as set forth in writing in the Limited Warranty, congatec makes no performance representations, warranties, or guarantees, either express or implied, oral or written, with respect to the products, including without limitation any implied warranty (a) of merchantability, (b) of fitness for a particular purpose, or (c) arising from course of performance, course of dealing, or usage of trade.

congatec GmbH shall in no event be liable to the end user for collateral or consequential damages of any kind. congatec shall not otherwise be liable for loss, damage or expense directly or indirectly arising from the use of the product or from any other cause. The sole and exclusive remedy against congatec, whether a claim sound in contract, warranty, tort or any other legal theory, shall be repair or replacement of the product only.



Technical Support

congatec GmbH technicians and engineers are committed to providing the best possible technical support for our customers so that our products can be easily used and implemented. We request that you first visit our website at www.congatec.com for the latest documentation, utilities and drivers, which have been made available to assist you. If you still require assistance after visiting our website then contact our technical support department by email at support@congatec.com

Terminology

Term	Description					
CSA	Active Cooling Solution					
CSP	Passive Cooling Solution					
DSC	Display Stream Compression					
DTR	Dynamic Temperature Range					
eDP	Embedded DisplayPort					
EU	Execution Unit					
DDI	Digital Display Interface					
GB	Gigabyte					
GHz	Gigahertz					
HDA	High Definition Audio					
HBR	High Bit Rate					
HSP	Heatspreader					
kB	Kilobyte					
kHz	Kilohertz					
MB	Megabyte					
Mbit	Megabit					
MHz	Megahertz					
N.A	Not available					
N.C	Not connected					
OEM	Original Equipment Manufacturer					
PCle	PCI Express					
PCH	Platform Controller Hub					
PEG	PCI Express Graphics					
SATA	Serial ATA					
TBD	To be determined					
TCC	Time Coordinated Computing					
TDP	Thermal Design Power					
TSN	Time Sensitive Networking					
UHBR	Ultra High Bit Rate					



Contents

1	Introduction	11	5.6.2	USB 3.2	
1.1	COM Express® Concept	11	5.6.3	USB4	
1.2	Options Information		5.7	NBASE-T Ethernet	32
	•		5.8	High Definition Audio	
2	Specifications	14	5.9	General Purpose SPI	
2.1	Feature List	14	5.10	SPI	33
2.2	Supported Operating Systems		5.10.1	BIOS Flash Selection	
2.3	Mechanical Dimensions		5.11	UART	
2.4	Supply Voltage Standard Power		5.12	LPC Bus	
2.4.1	Electrical Characteristics		5.13	I ² C Bus	
2.4.2	Rise Time		5.14	GPIOs	
2.5	Power Consumption		5.15	SMBus	
2.6	Supply Voltage Battery Power		5.16	Power Control	
2.7	Environmental Specifications		5.16.1	Power Management	
2.8	Storage Specifications		5.16.2	Inrush Current	38
2.8.1	Module		6	Additional Features	39
2.8.2	Cooling Solutions	20	6.1	lata arrata di Dagli Tirana I livra arriggia	20
3	Block Diagram	21	6.1 6.2	Integrated Real-Time Hypervisorcongatec Board Controller (cBC)	
Ü	510 ok 51a grammini		6.2.1	Board Information	
4	Cooling Solutions	22	6.2.2	Watchdog	
4.1	CSA Dimensions		6.2.3	Power Loss Control	
			6.2.4	Fan Control	
4.2	CSP Dimensions		6.2.5	Enhanced Soft-Off State	
4.3			6.3	OEM BIOS Customization	
5	Connector Rows	26	6.3.1	OEM Default Settings	
5.1	PCI Express™	26	6.3.2	OEM Boot Logo	
5.2	PCI Express Graphics (PEG)		6.3.3	OEM POST Logo	
5.3	Display Interfaces		6.3.4	OEM DXE Driver	
5.3.1	DP++		6.4	congatec Battery Management Interface	
5.3.2	LVDS/eDP		6.5	API Support (CGOS)	
5.4	SATA		6.6	TPM	
5.5	Optional SSD		6.7	Suspend to RAM/Disk	
5.6	USB			•	
5 6 1	LISB 2 0	31	7	conga Tech Notes	44



7.1	Processor Performance Control	44
7.1.1	Intel® SpeedStep® Technology (EIST)	44
7.1.2	Intel® Turbo Boost Technology	45
7.2 7.3 16	Intel [®] Neural Processing Unit (Intel [®] NPU) Adaptive Thermal Monitor and Catastrophic Thermal I	
7.4 7.5	Intel® Virtualization Technology Thermal Management	
7.6	ACPI Suspend Modes and Resume Events	
3	Signal Descriptions and Pinout Tables	49
3.1 3.2	Connector Signal Descriptions Bootstrap Signals	
)	System Resources	73
9.1 9.1.1 9.2	I/O Address Assignment LPC Bus PCIe Configuration Space Map	73
10	BIOS Setup Description	76
10.1 10.2	Navigating the BIOS Setup MenuBIOS Versions	
10.2	Updating the BIOS	
10.3.1	Update from External Flash	
0.4	Supported Flash Devices	



List of Tables

able I	COM Express® 3.1 Pinout Types	
Table 2	Commercial Variants	12
Table 3	Feature Summary	
Table 4	Overview of Type 6 Limitations	16
Table 5	Measurement Description	17
Table 6	Power Consumption Values	18
Table 7	CMOS Battery Power Consumption (Commercial Variants)	19
Table 8	Cooling Solution Variants	
Table 9	PCIe Link Configuration (with SATA Ports Enabled)	26
Table 10	PCIe Link Configuration (with SATA Ports Disabled)	27
Table 11	Display Combination and Resolution	28
Table 12	NBASE-T Ethernet LED Description	32
Table 13	BIOS Select Options	33
Table 14	Reserved I2C Addresses	34
Table 15	Reserved SMBus Addresses	35
Table 16	Inrush Current	38
Table 17	Wake Events	47
Table 18	Signal Tables Terminology Descriptions	49
Table 19	Connector A–B Pinout	
Table 20	Connector C–D Pinout	52
Table 21	PCI Express Signal Descriptions (General Purpose)	54
Table 22	PCI Express Signal Descriptions (x16 Graphics)	55
Table 23	DDI Signal Description	57
Table 24	Embedded DisplayPort Signal Descriptions	59
Table 25	LVDS Signal Descriptions	60
Table 26	SATA Signal Descriptions	61
Table 27	USB 3.x Signal Descriptions	61
Table 28	USB4 Support Signal Descriptions	63
Table 29	NBASE-T Ethernet Signal Descriptions	65
Table 30	High Definition Audio Signals Descriptions	66
Table 31	LPC Signal Descriptions	
Table 32	SPI BIOS Flash Interface Signal Descriptions	67
Table 33	Miscellaneous Signal Descriptions	67
Table 34	General Purpose I/O Signal Descriptions	68
Table 35	Power and System Management Signal Descriptions	
Table 36	Rapid Shutdown Signal Descriptions	
	,	

Table 37	Thermal Protection Signal Descriptions	69
Table 38		
Table 39	General Purpose Serial Interface Signal Descriptions	
Table 40	General Purpose SPI Signal Descriptions	70
Table 41		
Table 42	Power and GND Signal Descriptions	72
Table 43	Bootstrap Signal Descriptions	72
Table 44		

1 Introduction

1.1 COM Express® Concept

COM Express[®] is an open industry standard defined specifically for COMs (computer on modules). Its creation makes it possible to smoothly transition from legacy interfaces to the newest technologies available today. COM Express[®] modules are available in following form factors:

Mini 84 mm x 55 mm
 Compact 95 mm x 95 mm
 Basic 125 mm x 95 mm
 Extended 155 mm x 110 mm

Table 1 COM Express® 3.1 Pinout Types

Types	Connector	PCle Lanes	PEG	SATA Ports	LAN ports	USB 2.0/	USB4	Display Interfaces
-	Rows					SuperSpeed USB		
Type 6	A–B C–D	Up to 24	1	Up to 4	1 x NBASE-T	Up to 8 / 4 ¹	2	VGA,LVDS/eDP, PEG, 3x DDI
Туре 7	A-B C-D	Up to 32	-	Up to 2	1x NBASE-T,	Up to 4 / 4 ¹	-	
					4x 10GBASE-KR			
Type 10	A–B	Up to 4	-	Up to 2	1x NBASE-T	Up to 8 / 2 ¹	-	LVDS/eDP, 1x DDI

^{1.} The SuperSpeed USB ports (USB 3.0) are not in addition to the USB 2.0 ports. Up to 4 of the USB 2.0 ports can support SuperSpeed USB.

The conga-TC750 modules use the Type 6 pinout definition and comply with COM Express® 3.1 specification. They are equipped with two high performance connectors that ensure stable data throughput.

The COM integrates all the core components and is mounted onto an application specific carrier board. COM modules are legacy-free design (no Super I/O, PS/2 keyboard and mouse) and provide most of the functional requirements for any application. These functions include, but are not limited to a rich complement of contemporary high bandwidth serial interfaces such as PCI Express, Serial ATA, USB 2.0, and Gigabit Ethernet. The robust thermal and mechanical concept, combined with extended power-management capabilities, is perfectly suited for all applications.

Carrier board designers can use as little or as many of the I/O interfaces as deemed necessary. The carrier board can therefore provide all the interface connectors required to attach the system to the application specific peripherals. This versatility allows the designer to create a dense and optimized package, which results in a more reliable product while simplifying system integration.

Most importantly, COM Express® modules are scalable, which means once an application has been created there is the ability to diversify the product range through the use of different performance class or form factor size modules. Simply unplug one module and replace it with another; no redesign is necessary.



1.2 Options Information

The conga-TC750 is currently available in five variants. The table below shows the different configurations available.

Table 2 Commercial Variants

Part-No.			045720	045721	045722	045723	045724
Processor			Intel® Core™ Ultra 9-285H 16 Core™	Intel® Core™ Ultra 7-255H 16 Core™	Intel® Core™ Ultra 5-225H 14 Core™	Intel® Core™ Ultra 7-255U 12 Core™	Intel® Core™ Ultra 5-225U 12 Core™
Total Core	P-Cores		6 Cores	6 Cores	4 Cores	2 Cores	2 Cores
	E-Cores Normal		8 Cores	8 Cores	8 Cores	8 Cores	8 Cores
		Low Power	2 Cores	2 Cores	2 Cores	2 Cores	2 Cores
No of Thre	ads		16	16	14	14	14
Core Base	P-Cores		2.9 GHz	2.0 GHz	1.7 GHz	2.0 GHz	1.5 GHz
Frequency	E-Cores	Normal	2.7 GHz	1.5 GHz	1.3 GHz	1.7 GHz	1.3 GHz
		Low Power	1.0 GHz	0.7 GHz	0.7 GHz	0.7 GHz	0.7 GHz
Intel® Smar	rt Cache	1	24 MB	24 MB	18 MB	12 MB	12 MB
Assured	Processor	Base Power	45 W	28 W	28 W	15 W	15 W
Power	Min. Assu	red Power	35 W	20 W	20 W	12 W	12 W
(cTDP)	Max. Assured Power		115 W	115 W	115 W	57 W	57 W
Maximum	P-Cores		5.4 GHz	5.1 GHz	4.9 GHz	5.2 GHz	4.8 GHz
Turbo	E-Cores	Normal	4.5 GHz	4.4 GHz	4.3 GHz	4.2 GHz	3.8 GHz
Freq. ¹		Low Power	2.5 GHz	2.5 GHz	2.5 GHz	2.4 GHz	2.4 GHz
Processor (Graphics		Intel® Arc® 140T Graphics	Intel® Arc® 140T Graphics	Intel® Arc® 130T Graphics	Intel® Graphics	Intel® Graphics
	'		(8 X ^e Cores, 128 EU)	(8 X ^e Cores, 128 EU)	(7 X ^e Cores, 112 EU)	(4 X ^e Cores, 64 EU)	(4 X ^e Cores, 64 EU)
GFX Max. I	Dynamic Fr	eq.	2.35 GHz	2.25 GHz	2.2 GHz	2.1 GHz	2.0 GHz
DDR5 Men	nory		6400 MTps dual channel Non-ECC Up to 128 GB	6400 MTps dual channel Non-ECC Up to 128 GB			
	PEG (Defa	ault) ²	1 x8 Gen 5 PEG port	1 x8 Gen 5 PEG port	1 x8 Gen 5 PEG port	2 x4 Gen 4 PEG port	2 x4 Gen 4 PEG port
PCIe Lanes	NVMe Ge (Assembly	en 4 y Option) ²	1 x4 NVMe (Assembly option)	1 x4 NVMe (Assembly option)	1 x4 NVMe (Assembly option)	Assembly Option: 1 x4 PEG port for NVMe ²	Assembly Option: 1 x4 PEG port for NVMe ²
	Gen. 3		Up to 8 lanes	Up to 8 lanes			
Ethernet C	ontroller		Intel® I226-LM	Intel® I226-LM	Intel® I226-LM	Intel® I226-LM	Intel® I226-LM
NPU	Name		Intel Al Boost	Intel Al Boost	Intel Al Boost	Intel Al Boost	Intel Al Boost
	Al Software Framework (CPU)		OpenVINO™, WindowsML, DirectML, ONNX RT, WebNN	OpenVINO™, WindowsML, DirectML, ONNX RT, WebNN	OpenVINO™, WindowsML, DirectML, ONNX RT, WebNN	OpenVINO™, WindowsML, ONNX RT	OpenVINO™, WindowsML, ONNX RT
	Al Software Framework (GFX)		OpenVINO™, WindowsML, DirectML, ONNX RT, WebGPU	OpenVINO™, WindowsML, DirectML, ONNX RT, WebGPU	OpenVINO™, WindowsML, DirectML, ONNX RT, WebGPU	OpenVINO™, WindowsML, DirectML, ONNX RT, WebGPU	OpenVINO™, WindowsML, DirectML, ONNX RT, WebGPU
CPU Use Condition ³			Embedded	Embedded	Embedded	Embedded	Embedded



Part-No.		045720	045721	045722	045723	045724		
CPU	Min.	0°C	0°C	0°C	0°C	0°C		
Tjunction	Max.	105°C	105°C	105°C	105°C	105°C		
Compatible Carrier Board		conga-TEVAL/COMe 3.1 evaluation carrier board for COM Express® Type 6 modules (with USB4 support)						
		conga-TEVAL/COMe 3.0 evaluation carrier board for COM Express® Type 6 modules (without USB4 support)						



- ^{1.} The core frequencies and types vary by workload, power consumption and other factors.
- ^{2.} The U-series variants support only 1 x4 Gen 4 PEG port if the optional NVMe is implemented.
- ^{3.} Intel SoC use conditions. For more information, see Intel documentation.
- ^{4.} T_{Boot} is the boot temperature. If the Tjunction is not within the DTR range, you must reboot the system. See Intel documentation for more information.



2 Specifications

2.1 Feature List

Table 3 Feature Summary

Form Factor	COM Express® standard, compact size pinout, Type 6 rev. 3.1 (95 x 95 mm)						
Processor	Intel® Core™ Ultra Series 2 processor (H-series and U-series)						
Memory	Two memory sockets (located on the top and bottom side) with support for: - SO-DIMM non-ECC DDR5 modules - Data rates up to 6400 MTps - Maximum 128 GB capacity (64 GB each) - InBand ECC (out-of-band ECC is not supported)						
Audio	High Definition Audio interface with support for multiple codecs						
Ethernet	2.5 GbE with TSN support via Intel® i226 LM/IT/V						
Graphics Options	Intel® ARC® Graphics with support for: - API (DirectX 12.2, Direct3D 12.2, OpenGL 4.6, OpenCL 3.0, Vulkan 1.2) - Intel® QuickSync & Clear Video Technology HD (hardware accelerated video decode/encode/processing/transcode) - Up to four independent displays (see table 11 "Display Combination and Resolution")						
	3x DP++ (2x DP++ is shared with USB4) 1x LVDS/eDP ¹ 1 x8 PEG port or 2 x4 PEG port ²	Resolutions up to 8K for DP/eDP					
Peripheral Interfaces	8x USB 2.0 (Up to 4x USB 3.2 Gen 2x1) Up to 2x USB4 (shared with DDI1 and DDI2) Up to 2x SATA® 6 with RAID 0/1/5 (shared with PCle6 and PCle7) 3 Up to 8x PCI Express® Gen. 4 lanes 3 2x UART (16550 compatible)	GPIOs LPC I2C (fast mode, multi-master) SMBus SPI					
Al Acceleration	Integrated NPU accelerator						
BIOS	AMI Aptio® V UEFI firmware 64 MB serial SPI flash with congatec Embedded BIOS features						
Power Management	ACPI 5.0a compliant with battery support. S5e mode (see section 6.2.5 "Enhanced Soft-Off State"						
congatec Board Controller	Multi-stage watchdog, non-volatile user data storage, manufacturing and board information, board statistics, hardware monitoring, fan control, I2C bus, Power loss control						
Security	Discrete SPI Trusted Platform Module (Infineon SLB9672VU2.0 FW15)						
Assembly Option	1x NVMe SSD ²						





- 1. Both interfaces are not supported at the same time.
- ² Variants with H-series processor support 1 x8 PEG (Gen 5) port. Variants with U-series processor support 2 x4 PEG (Gen 4) port by default or 1 x4 PEG and 1 x4 NVMe by assembly option.
- ^{3.} PCle6 is shared with SATA1 and PCle7 is shared with SATA0.

2.2 Supported Operating Systems

The conga-TC750 supports the following operating systems.

- Microsoft® Windows® 11 23H2 Enterprise
- Microsoft® Windows® 11 IoT Enterprise 2024 LTSC
- Microsoft® Windows® 10 22H2 Enterprise
- Microsoft® Windows® 10 IoT Enterprise 2021 LTSC
- Ubuntu 22.04 LTS
- Yocto
- Real Time Systems Hypervisor




- 1. The processor supports only 64-bit operating systems.
- 2. The conga-TC750 supports only native UEFI Operating Systems. Legacy Operating Systems which require CSM (Compatibility Support Module) as part of the UEFI firmware are not supported anymore.
- 3. To support Intel® i226 Ethernet controller in Linux by default, you need kernel 5.15 or higher.



2.3 Mechanical Dimensions

- Length of 95 mm
- Width of 95 mm

The overall height (module, heatspreader and stack) is shown below:



2.4 Supply Voltage Standard Power

The conga-TC750 supports 8 V – 20 V DC input voltage.

2.4.1 Electrical Characteristics

Power supply pins on the module's connectors limit the amount of input power. The following table provides an overview of the limitations for pinout Type 6 (dual connector, 440 pins).

Table 4 Overview of Type 6 Limitations

Power Rail	Module Pin	Nominal	Input	Derated	Max. Input Ripple	Max. Module Input	Assumed	Max. Load
	Current Capability	Input (Volts)	Range	Input (Volts)	(10Hz to 20MHz)	Power (w. derated input)	Conversion	Power
	(Ampere)		(Volts)		(mV)	(Watts)	Efficiency	(Watts)
VCC_12V	12	12	11.4-12.6	11.4	+/- 100	137	85%	116
VCC_5V-SBY	2	5	4.75-5.25	4.75	+/- 50	9		
VCC_RTC	0.5	3	2.5-3.3		+/- 20			

2.4.2 Rise Time



The input voltages shall rise from 10 percent of nominal to 90 percent of nominal at a minimum slope of 250 V/s. The smooth turn-on requires that during the 10 percent to 90 percent portion of the rise time, the slope of the turn-on waveform must be positive.

2.5 Power Consumption

The power consumption values were measured with the following setup:

- Input voltage 12 V
- conga-TC750 COM
- Modified congatec carrier board
- conga-TC750 cooling solution
- Microsoft Windows 10 (64 bit)



The CPU was stressed to its maximum workload with the Intel® Power and Thermal Analysis Tool

Table 5 Measurement Description

The power consumption values were recorded during the following system states:

System State	Description	Comment
S0: Minimum value	Lowest frequency mode (LFM) with minimum core voltage during desktop idle	
S0: Maximum value	Highest frequency mode (HFM/Turbo Boost)	The CPU was stressed to its maximum frequency
S0: Peak current	Highest current spike during the measurement of "SO: Maximum value". This	
	state shows the peak value during runtime.	ensure that sufficient power is supplied during worst case scenarios
S3	COM is powered by VCC_5V_SBY	
S5	COM is powered by VCC_5V_SBY	
S5e	COM is powered by VCC_5V_SBY	



- 1. The fan and SATA drives were powered externally.
- 2. All other peripherals except the LCD monitor were disconnected before measurement



Table 6 Power Consumption Values

The tables below provide additional information about the conga-TC750 power consumption. The values were recorded at various operating modes.

Processor Base Power (15/28 W TDP)

Part	Memory	H.W	BIOS	OS		CPU				Current (Ampere)					
No.	Size	Rev.	Rev.	(64 bit)	Variant	P/E/LP-E	Core Freq.	Turbo Freq.	S0:	S0:	S0:	S 3	S5	S5e	
						Core	P/E/LP-E	P/E/LP-E	Min	Max	Peak				
							(GHz)	(GHz)							
045720	TBD	TBD	TBD	Windows 10	Intel® Core™ Ultra 9-285H	6/8/2	2.9 / 2.7 /1.0	5.4 / 4.5 / 2.5	TBD	TBD	TBD	N.A	TBD	TBD	
045721	TBD	TBD	TBD	Windows 10	Intel® Core™ Ultra 7-255H	6/8/2	2.0 / 1.5 / 0.7	5.1 / 4.4 / 2.5	TBD	TBD	TBD	N.A	TBD	TBD	
045722	TBD	TBD	TBD	Windows 10	Intel® Core™ Ultra 5-225H	4/8/2	1.7 / 1.3 / 0.7	4.9 / 4.3 / 2.5	TBD	TBD	TBD	N.A	TBD	TBD	
045723	TBD	TBD	TBD	Windows 10	Intel® Core™ Ultra 7-255U	2/8/2	2.0 / 1.7 / 0.7	5.2 / 4.2 / 2.4	TBD	TBD	TBD	N.A	TBD	TBD	
045724	TBD	TBD	TBD	Windows 10	Intel® Core™ Ultra 5-225U	2/8/2	1.5 / 1.3 / 0.7	4.8 / 3.8 / 2.4	TBD	TBD	TBD	N.A	TBD	TBD	

Maximum Assured Power (28/65 W TDP)

Part	Memory	H.W	BIOS	OS		CPU					Current (Ampere)					
No.	Size	Rev.	Rev.	(64 bit)	Variant	P/E/LP-E	Core Freq.	Turbo Freq.	S0:	S0:	S0:	S3	S5	S5e		
						Core	P/E/LP-E	P/E/LP-E	Min	Max	Peak					
							(GHz)	(GHz)								
045720	TBD	TBD	TBD	Windows 10	Intel® Core™ Ultra 9-285H	6/8/2	2.9 / 2.7 /1.0	5.4 / 4.5 / 2.5	TBD	TBD	TBD	N.A	TBD	TBD		
045721	TBD	TBD	TBD	Windows 10	Intel® Core™ Ultra 7-255H	6/8/2	2.0 / 1.5 / 0.7	5.1 / 4.4 / 2.5	TBD	TBD	TBD	N.A	TBD	TBD		
045722	TBD	TBD	TBD	Windows 10	Intel® Core™ Ultra 5-225H	4/8/2	1.7 / 1.3 / 0.7	4.9 / 4.3 / 2.5	TBD	TBD	TBD	N.A	TBD	TBD		
045723	TBD	TBD	TBD	Windows 10	Intel® Core™ Ultra 7-255U	2/8/2	2.0 / 1.7 / 0.7	5.2 / 4.2 / 2.4	TBD	TBD	TBD	N.A	TBD	TBD		
045724	TBD	TBD	TBD	Windows 10	Intel® Core™ Ultra 5-225U	2/8/2	1.5 / 1.3 / 0.7	4.8 / 3.8 / 2.4	TBD	TBD	TBD	N.A	TBD	TBD		



2.6 **Supply Voltage Battery Power**

Table 7 CMOS Battery Power Consumption (Commercial Variants)

RTC @	Voltage	Current
-10°C	3V DC	TBD µA
20°C	3V DC	TBD μA
70°C	3V DC	TBD µA



- 1. Do not use the CMOS battery power consumption values listed above to calculate CMOS battery lifetime.
- 2. Measure the CMOS battery power consumption of your application in worst case conditions (for example, during high temperature and high battery voltage).
- 3. Consider the self-discharge of the battery when calculating the lifetime of the CMOS battery. For more information, refer to application note AN9_RTC_Battery_Lifetime.pdf on congatec GmbH website at www.congatec.com/support/application-notes.
- 4. We recommend to always have a CMOS battery present when operating the conga-TC750.

2.7 **Environmental Specifications**

Temperature (commercial variants) Operation: 0° to 60°C Storage: -20° to 80°C

Operation: 10% to 85% Relative Humidity Storage: 5% to 85%



Caution

The above operating temperatures must be strictly adhered to at all times. When using a congatec heatspreader, the maximum operating temperature refers to any measurable spot on the heatspreader's surface.

Humidity specifications are for non-condensing conditions.



2.8 Storage Specifications

This section describes the storage conditions that must be observed for optimal performance of congatec products.

2.8.1 Module

For long term storage of the conga-TC750 (more than six months), keep the conga-TC750 in a climate-controlled building at a constant temperature between 5°C and 40°C, with humidity of less than 65% and at an altitude of less than 3000 m. Also ensure the storage location is dry and well ventilated.



We do not recommend storing the conga-TC750 for more than five years under these conditions.

2.8.2 Cooling Solutions


The heatpipes of congatec heatspreaders/cooling solutions are filled with water by default. For optimal cooling performance, do not store the heatspreaders/cooling solutions at temperatures below -20°C.



Caution

- 1. For temperatures between -10°C and -20°C, preheat the heatpipes before operation. Optionally, the heatpipes can be filled with acetone instead. For more information, contact your local sales representative.
- 2. For optimal thermal dissipation, do not store the congatec cooling solutions for more than six months.

Block Diagram





 $^{\rm 1}\,$ H-Series supports 1 x8 Gen 5 PEG port by default and assembly option for 1 x4 NVMe Gen 4 port

² U-Series supports 2 x4 Gen 4 PEG ports by default or assembly option for 1 x4 Gen 4 PEG port and 1 x4 NVMe Gen 4 port

4 Cooling Solutions

congatec GmbH offers the following cooling solutions for the conga-TC750. The dimensions of the cooling solutions are shown in the sub-sections. All measurements are in millimeters.

Table 8 Cooling Solution Variants

	Cooling Solution	Part No	Description
1	CSA	045750	Active cooling solution with integrated heat pipes, 25.5 mm height and 2.7 mm bore-hole standoffs
		045751	Active cooling with integrated heat pipes, 25.5 mm height and M2.5 mm threaded standoffs
2	CSP	045752	Passive cooling solution with integrated heat pipes, 24.7 mm height and 2.7 mm bore-hole standoffs
		045753	Passive cooling solution with integrated heat pipes, 24.7 mm height and M2.5 mm threaded standoffs
3	HSP	045754	Heatspreader with integrated heat pipes, 11 mm height and 2.7 mm bore-hole standoffs
		045755	Heatspreader with with integrated heat pipes, 11 mm height and M2.5 mm threaded standoffs



- 1. We recommend a maximum torque of 0.4 Nm for carrier board mounting screws and 0.5 Nm for module mounting screws.
- 2. The gap pad material used on congatec heatspreaders may contain silicon oil that can seep out over time depending on the environmental conditions it is subjected to. For more information about this subject, contact your local congatec sales representative and request the gap pad material manufacturer's specification.
- 3. For optimal thermal dissipation, do not store the congatec cooling solutions for more than six months.





Caution


- 1. The congatec heatspreaders/cooling solutions are tested only within the commercial temperature range of 0° to 60°C. If your application that features a congatec heatspreader/cooling solution operates outside this temperature range, ensure the correct operating temperature of the module is maintained at all times. This may require additional cooling components for your final application's thermal solution.
- 2. For adequate heat dissipation, use the mounting holes on the cooling solution to attach it to the module. Apply thread-locking fluid on the screws if the cooling solution is used in a high shock and/or vibration environment. To prevent the standoff from stripping or cross-threading, use non-threaded carrier board standoffs to mount threaded cooling solutions.
- 3. For applications that require vertically-mounted cooling solution, use only coolers that secure the thermal stacks with fixing post. Without the fixing post feature, the thermal stacks may move.
- 4. Do not exceed the recommended maximum torque. Doing so may damage the module or the carrier board, or both.




4.1 CSA Dimensions












M2.5 x 11 mm threaded standoff for threaded version or ø2.7 x 11 mm non-threaded standoff for borehole version













4.2 CSP Dimensions














0













4.3 HSP Dimensions














5 Connector Rows

The conga-TC750 is connected to the carrier board via two 220-pin connectors (COM Express® Type 6 pinout). These connectors are broken down into four rows. The primary connector consists of rows A and B while the secondary connector consists of rows C and D.

5.1 PCI Express™

The conga-TC750 offers up to eight PCIe lanes—up to six lanes on the A–B connector and up to two lanes (shared with SATA ports) on the C–D connector. The conga-TC750 supports the following:

- up to 16 GTps (Gen 4) speed
- a 6x1 link configuration by default (SATA ports are enabled by default) 1, 2, 3
- lane polarity inversion



- ¹ PCIe lane 6 and PCIe lane 7 are multiplexed with SATA port 1 and SATA port 0 respectively (SATA ports are enabled by default).
- ² You can reconfigure the multiplexed ports via the BIOS setup menu.
- ^{3.} The number of PCIe lanes increases if you disable the multiplexed SATA ports.

Table 9 PCIe Link Configuration (with SATA Ports Enabled)

Lanes	PCIe 0	PCle 1	PCle 2	PCle 3	PCIe 4	PCle 5	PCIe 6	PCle 7
Link	x1	x1	x1	x1	x1	x1	N.A	N.A
Configuration	>	< 2		×2	>	(2		N.A
	×4						•	



Maximum of six devices can be enabled.



Table 10 PCIe Link Configuration (with SATA Ports Disabled)

Lanes	PCIe 0	PCle 1	PCIe 2	PCle 3	PCIe 4	PCIe 5	PCle 6	PCIe 7
Link	x1							
Configuration	>	<2)	×2	X	2		x2
			x4			x4		



Maximum of eight devices can be enabled.

5.2 PCI Express Graphics (PEG)

The conga-TC750 supports the following PCIe ports on the C–D connector:

- PCle 1 x8 Gen 5 (PEG) port by default on modules that feature the H-series processors 1, 2, 3
- PCle 2 x4 Gen 4 (PEG) port by default on modules that feature the U-series processor 1, 2, 4



- ^{1.} The PEG lanes can not be linked together with the PCI Express lanes in section 5.1 "PCI Express™".
- ^{2.} The PEG ports do not support bifurcation.
- ^{3.} H-Series variants support 1 x8 Gen 5 PEG port by default and an assembly option for 1 x4 NVMe on-module SSD storage.
- ^{4.} U-series variants support 2 x4 Gen 4 PEG port by default or an assembly option for 1 x4 Gen 4 PEG port and 1 x4 NVMe on-module SSD storage.

5.3 Display Interfaces

The conga-TC750 offers the following display interfaces:

- three DP++
- dual-channel LVDS
- four independent displays (DP++ and eDP/LVDS)

The table below shows the supported display combinations and resolutions.

Table 11 Display Combination and Resolution

	Display 1 (DDI1)		D	Display 2 (DDI2)		isplay 3 (DDI3)	Display 4		
	Interface	Max. Resolution	Interface	Max. Resolution	Interface	Max. Resolution	Interface	Max. Resolution	
Option 1	DP	4096x2304 @ 60 Hz, 36 bpp	DP	4096x2304 @ 60 Hz, 36 bpp	DP	4096x2304 @ 60 Hz, 36 bpp		1920x1200 @ 60 Hz (dual LVDS mode)	
		5120x3200 @ 60 Hz, 24 bpp		5120x3200 @ 60 Hz, 24 bpp		5120x3200 @ 60 Hz, 24 bpp			
Option 2	DP	4096x2304 @ 60 Hz, 36 bpp	DP	4096x2304 @ 60 Hz, 36 bpp	DP	4096x2304 @ 60 Hz, 36 bpp	eDP	4096x2304 @ 60 Hz, 36 bpp	
		5120x3200 @ 60 Hz, 24 bpp		5120x3200 @ 60 Hz, 24 bpp		5120x3200 @ 60 Hz, 24 bpp		5120x3200 @ 60 Hz, 24 bpp	



- 1. A single DP display with DSC supports maximum resolution of 7680x4320 with 30 bpp @ 60 Hz or 5120x3200 with 30 bpp @ 120 Hz.
- 2. A single eDP display with DSC supports maximum resolution of 5120x3200 with 30 bpp @ 120 Hz.
- 3. Supported resolution depends on memory bandwidth.
- 4. Higher resolutions may consume two display pipes.
- 5. DDI1 and DDI2 interfaces are shared with USB4 port 1 and USB4 port 2 respectively. For USB4 support, you need a custom BIOS. For more information, contact your local sales representative.

5.3.1 DP++

The conga-TC750 offers three DP++ interfaces. The interfaces support:

- three indepent DP displays (DP++)
- VESA DisplayPort Standard 2.1
- VESA DSC 1.2b
- up to 4096x2304 resolutions at 60 Hz, 36 bpp or 5120x3200 resolutions at 60 Hz, 24 bpp
- various audio formats

5.3.2 LVDS/eDP

The conga-TC750 offers an LVDS/eDP interface. This interface is configured in the BIOS to support LVDS by default. For eDP support, go to Advanced -> Graphics -> Active LFP Configuration in the BIOS setup menu and select "eDP".

The LVDS ¹ interface supports:

- single or dual channel LVDS (color depths of 18 bpp or 24 bpp)
- integrated flat panel interface with clock frequency up to 112 MHz
- VESA and JEIDA LVDS color mappings
- automatic panel detection via Embedded Panel Interface based on VESA EDID™ 1.3
- resolution up to 1920x1200 in dual LVDS channel mode

The eDP ^{1,2} interface supports:

- eDP 1.4b specification
- VESA DSC 1.2a
- Spread-Spectrum Clocking



^{1.} The LVDS/eDP interface does not support both LVDS and eDP signals at the same time.



5.4 SATA

The conga-TC750 offers two SATA interfaces (SATA 0-1) on the A–B connector. The interfaces support:

- SATA specification revision 3.2
- independent DMA operation
- data transfer rates up to 6.0 Gb/s
- AHCI mode using memory space and RAID mode
- Intel® Rapid Storage Technology
- Hot-plug detect



- 1. SATA0 is multiplexed with PCle7 while SATA1 is multiplexed with PCle6.
- 2. The interface does not support legacy mode using I/O space.

5.5 Optional SSD

The conga-TC750 offers a x4 PCIe Gen 4 port for an optional onboard SSD storage. This option is only available on custom variants. For more information, contact your local congatec sales representative.



Custom variants with U-series processors support only 1 x4 Gen 4 PEG port if the optional onboard SSD storage is implemented.

5.6 USB

The conga-TC750 offers the following USB interfaces:

- up to eight USB 2.0 ports
- up to four SuperSpeed signals for USB 3.2 Gen 2
- up to two USB4 ports



5.6.1 USB 2.0

The conga-TC750 offers up to eight USB 2.0 interfaces on the A–B connector. The interfaces support:

- USB 2.0 specification
- High-Speed, Full-Speed and Low-Speed USB signaling
- data transfers of up to 480 Mbps



The number of USB 2.0 ports reduces if USB 3.2 or USB4 is implemented.

5.6.2 USB 3.2

The conga-TC750 offers up to four SuperSpeed signals on the C–D connector for USB 3.2 Gen 2 support. The xHCl host controller supports:

- USB 3.2 specification
- SuperSpeed, High-Speed, Full-Speed and Low-Speed USB signaling
- data transfers of up to 10 Gbps for USB 3.2 Gen 2x1 port
- data transfers of up to 5 Gbps for USB 3.2 Gen 1x1 port
- supports USB debug port on all USB 3.2 capable ports



- 1. Ensure the carrier board is designed for USB 3.2 Gen 2 operation (with onboard USB redriver). For USB 3.2 Gen 2 design considerations, contact congatec technical support center.
- 2. Each USB 3.2 port requires one USB 2.0 port and corresponding USB 3.2 SuperSpeed signals.
- 3. The USB ports support USB dual role.

5.6.3 USB4

The conga-TC750 offers up to two USB4 ports. These ports support:

- DisplayPort 2.1 specification
- USB-C specification
- data rate of up to 40 Gbps (requires two differential signals and USB-C connector)



- power saving when USB-C is disconnected
- wake capability
- USB dual role



- 1. Each USB4 port requires one USB 2.0 port with corresponding USB4 SuperSpeed signals. For the first USB4 port, use USB 2.0 port 4. For the second USB4 port, use USB 2.0 port 5.
- 2. USB4 port 1 is shared with DDI1 while USB port 2 is shared with DDI2.

5.7 NBASE-T Ethernet

The conga-TC750 offers a 2.5 Gigabit Ethernet interface via an onboard Intel® i226-LM/IT/V controller. The interface supports:

- full-duplex operation at 10/100/1000/2500 Mbps ^{1,2}
- half-duplex operation at 10/100 Mbps ^{1,2}
- Time Sensitive Networking ³
- Wake on LAN

The table below describes the LED signals of NBASE-T Ethernet interface.

Table 12 NBASE-T Ethernet LED Description

Signals	Description
GBE0_ACT#	Ethernet controller activity indicator
GBE0_LINK# 1, 2	Ethernet controller link indicator
GBE0_LINK_MID# ²	Ethernet controller link indicator for 1000 Mbps (lower link speed)
GBE0_LINK_MAX# ²	Ethernet controller link indicator for 2500 Mbps (maximum link speed)



- ^{1.} The GBE0_LINK# output is not active during a 10 Mb and 100 Mb connection. It is only active during a 1 Gb or 2.5 Gb connection. This is a limitation of Ethernet controller since it has only three LED outputs.
- ² The GBE0_LINK# signal is a logic AND of the GBE0_LINK_MID# and GBE0_LINK_MAX# signals on the conga-TC750 module.
- ^{3.} Not supported in Windows Operating Systems.



5.8 High Definition Audio

The conga-TC750 provides an HD audio interface on the A-B connector.



The HDA_SDIN2 signal is not supported.

5.9 General Purpose SPI

The conga-TC750 offers a general purpose SPI interface via the congatec Board Controller. The interface offers one chip select pin.

5.10 SPI

The conga-TC750 offers the SPI bus through the congatec board controller. The bus supports SPI-compatible flash devices. You can boot the conga-TC750 from the carrier board if you integrate an off-module flash device (BIOS) on the carrier board. This implementation is especially useful when evaluating a customized BIOS.

The conga-TC750 discrete SPI TPM (Infineon SLB9672) is connected to the SPI bus of the SoC. This bus is not accessible externally.



The SPI bus via the board controller is for external BIOS flash only. The conga-TC750 supports 1.8 V SPI flash.

5.10.1 BIOS Flash Selection

The boot select pins BIOS_DISO# and BIOS_DIS1# are configured to load the firmware BIOS from the conga-TC750 by default. Optionally, you can configure these pins to load the boot firmware from the carrier board flash as described in the table below.

Table 13 BIOS Select Options

BIOS_DIS1#	BIOS_DIS0#	Boot Option
N.C	N.C	Boot from module SPI flash (default)
GND	N.C	Boot from carrier board SPI flash



5.11 UART

The conga-TC750 offers two standard UART interfaces (UART0 and UART1) via the cBC by default. These interfaces comply with UART 16550 protocol and they support up to 115200 bps.



The UART interfaces do not support hardware handshake and flow control.

5.12 LPC Bus

The conga-TC750 offers the LPC bus through an eSPI to LPC bridge. The nominal clock frequency of the bridge is 24 MHz. For information about the decoded LPC addresses, see section 9 "System Resources".

5.13 I²C Bus

The I²C bus is implemented through the congatec board controller and accessed using the congatec CGOS driver and API. The cBC provides a fast-mode, multi-master I²C bus with maximum I²C bandwidth.

Table 14 Reserved I2C Addresses

8-bit Device Address	7-bit Device Address	Device	Description
0xAE	0x57	Carrier board EEPROM	Reserved for COM Express® carrier board EEPROM
0x14	0x0A	congatec Board Controller	Reserved for battery management
0x16	0x0B	congatec Board Controller	Reserved for battery management
0xE2	0x71	congatec Board Controller	For POST code display if POST code redirection is enabled in the BIOS setup menu



- 1. You need the congatec CGOS driver and API to access the I²C bus.
- 2. Onboard resources are not connected to the I²C bus.



5.14 GPIOs

The conga-TC750 offers eight General Purpose Input/Output signals on the A–B connector for custom designs. The GPIOs are controlled by the congatec Board controller.

5.15 SMBus

The conga-TC750 offers the System Management Bus (SMBus) via the SoC and optionally via the congatec Board Controller. The SMBus has an isolation switch which can be enabled in the BIOS setup menu.

Table 15 Reserved SMBus Addresses

8-bit Device Address	7-bit Device Address	Device	Comment
0x6C 0x6E 0xA0 0xA2 0xA4	0x36 0x37 0x50 0x51 0x52	Memory SPD EEPROM	
0x30 0x32 0x34	0x18 0x19 0x1A	Memory temperature sensor	
0xC0	0x60	eDP to LVDS bridge	
0x14 0x16	0x0A 0x0B	congatec Board Controller	Reserved for battery management
0xE2	0x71	congatec Board Controller	For POST code display if POST code redirection is enabled in the BIOS setup menu



- 1. Do not use the SMBus for off-board non-system management devices. For more information, contact congatec technical support.
- 2. Make sure the address space of the carrier board SMBus devices does not overlap the address space of the module devices. For more information, refer to the COM-Express Module Base Specification and Carrier Design Guide.


5.16 Power Control

PWR_OK

Power OK from main power supply or carrier board voltage regulator circuitry. A high value indicates that the power is good and the module can start its onboard power sequencing.

Carrier board hardware must drive this signal low until all power rails and clocks are stable. Releasing PWR_OK too early or not driving it low at all can cause numerous boot up problems. It is a good design practice to delay the PWR_OK signal a little (typically 100ms) after all carrier board power rails are up, to ensure a stable system.

A sample screenshot is shown below:





The module remains in power-off state as long as the PWR_OK is driven by carrier board hardware.



The conga-TC750 supports the controlling of ATX-style power supplies. If you do not use an ATX power supply, do not connect the conga-TC750 pins SUS_S3, 5V_SB, and PWRBTN#.

SUS_S3#

The SUS_S3# (pin A15 on the A–B connector) signal is an active-low output that can be used to turn on the main outputs of an ATX-style power supply. To accomplish this the signal must be inverted with an inverter/transistor that is supplied by standby voltage and is located on the carrier board.

PWRBTN#

When using ATX-style power supplies, PWRBTN# (pin B12 on the A–B connector) is used to connect to a momentary-contact, active-low debounced push-button input while the other terminal on the push-button must be connected to ground. This signal is internally pulled up to $3V_VSB$ using a $20 \text{ k}\Omega$ resistor. When PWRBTN# is asserted it indicates that an operator wants to turn the power on or off. The response to this signal from the system may vary as a result of modifications made in BIOS settings or by system software.

Power Supply Implementation Guidelines

The 12 V input power is the sole operational power source for the conga-TC750. The other voltages required are generated internally on the module using onboard voltage regulators.



When designing a power supply for a conga-TC750 application, be aware that the system may malfunction when a 12 V power supply that produces non-monotonic voltage is used to power the system up. Though this problem is rare, it has been observed in some mobile power supply applications.

This problem occurs because some internal circuits on the module (e.g. clock-generator chips) generate their own reset signals when the supply voltage exceeds a certain voltage threshold. A voltage dip after passing this threshold may lead to these circuits becoming confused, thereby resulting in a malfunction.

To ensure this problem does not occur, observe the power supply rise waveform through an oscilloscope, during the power supply qualification phase. This will help to determine if the rise is indeed monotonic and does not have any dips. For more information, see the "Power Supply Design Guide for Desktop Platform Form Factors" document at www.intel.com.



5.16.1 Power Management

ACPI

The conga-TC750 supports Advanced Configuration and Power Interface (ACPI) specification, revision 5.0a. It also supports Suspend to RAM and Suspend to Disk. For more information, see section 7.6 "ACPI Suspend Modes and Resume Events".

S5e Power State

The conga-TC750 features a congatec proprietary Enhanced Soft-Off power state. See section 6.2.5 "Enhanced Soft-Off State" for more information.

5.16.2 Inrush Current

The inrush current of the conga-TC750 is listed below.

Table 16 Inrush Current

Power Rail	Current	Slew Rate	Voltage Ramp	Comment
	[A]	[kV/s]	[ms]	
VCC_12V	TBD	TBD	TBD	Typical scenario
VCC_5V_SBY	TBD	TBD	TBD	
VCC_12V	TBD	TBD	TBD	Worst-case scenario
VCC_5V_SBY	TBD	TBD	TBD	



Ensure the power supply and decoupling capacitors on the carrier board are adequate for proper power sequencing.

6 Additional Features

The following additional features are available on the conga-TC750.

6.1 Integrated Real-Time Hypervisor

The RTS Hypervisor is integrated into the congatec firmware on the conga-TC750 by default. With the RTS Hypervisor, you can consolidate functionality that previously required multiple dedicated systems on a single x86 hardware platform.

The integrated RTS Hypervisor offers a 30-day free evaluation license. The 30-day evaluation starts when the customer receives the x86-based modules. To access the full package, contact congatec Sales team via the online "Request Quote" button for your particular product at https://www.congatec.com/en/products/hypervisor-products/.

To activate the RTS Hypervisor, change the "Boot Device" in the BIOS setup menu to "Integrated RTS Hypervisor".

- 1. Press F2 or DEL during POST to enter the BIOS setup menu.
- 2. Go to the Boot tab to enter the Boot setup screen.
- 3. Select "Integrated RTS Hypervisor" as "1st Boot Device".
- 4. Go to the Save & Exit tab and select "Save Changes and Exit".

For more information about the integrated Hypervisor, see the congatec Application Note AN56_Hypervisor_on_Module.pdf on the congatec website at https://www.congatec.com/en/support/application-notes/.

Note

- 1. The configuration steps and the BIOS setup menu above are valid for "Type Based Boot Priority". For "UEFI Boot Priority", the BIOS setup menu may differ.
- 2. The Real-Time Operating System images, driver packages for the General-Purpose Operating System and the installation procedures for the Operating Systems are available for download under the "Technical information" section, in the restricted area of congatec website at www.congatec.com/login. If you require login access, contact your local sales representative.



6.2 congatec Board Controller (cBC)

The conga-TC750 is equipped with Microchip MEC1723 microcontroller. This onboard microcontroller plays an important role for most of the congatec embedded/industrial PC features. It fully isolates some of the embedded features such as system monitoring or I²C bus from the x86 core architecture, resulting in higher performance and reliability, even when the x86 processor is in a low power mode. It also ensures that the congatec embedded feature set is fully compatible amongst all congatec modules.

The board controller supports the following features:

- Board information
- General Purpose Input/Output (see section 5.14 "GPIOs")
- Watchdog
- I²C bus (see section 5.13 "I²C Bus")
- SMBus (see section 5.15 "SMBus")
- UART (see section section 5.11 "UART")
- Power loss control
- Fan control
- Enhanced soft-off state (S5e)
- General Purpose SPI (see section 5.9 "General Purpose SPI")
- User EEPROM space

6.2.1 Board Information

The cBC provides a rich data-set of manufacturing and board information such as serial number, EAN number, hardware and firmware revisions, and so on. It also keeps track of dynamically changing data like runtime meter and boot counter.

6.2.2 Watchdog

The conga-TC750 is equipped with a multi stage watchdog solution that is triggered by software. For more information about the Watchdog feature, see the application note AN3_Watchdog.pdf on the congatec GmbH website at www.congatec.com.





The conga-TC750 module does not support the watchdog NMI mode.

6.2.3 Power Loss Control

The cBC provides the power loss control feature. The power loss control feature determines the behaviour of the system after an AC power loss occurs. This feature applies to systems with ATX-style power supplies which support standby power rail.

The term "power loss" implies that all power sources, including the standby power are lost (G3 state). Once power loss (transition to G3) or shutdown (transition to S5) occurs, the board controller continuously monitors the standby power rail. If the standby voltage remains stable for 30 seconds, the cBC assumes the system was switched off properly. If the standby voltage is no longer detected within 30 seconds, the module considers this an AC power loss condition.

The power loss control feature has three different modes that define how the system responds when standby power is restored after a power loss occurs. The modes are:

- Turn On: The system is turned on after a power loss condition
- Remain Off: The system is kept off after a power loss condition
- Last State: The board controller restores the last state of the system before the power loss condition



- 1. If a power loss condition occurs within 30 seconds after a regular shutdown, the cBC may incorrectly set the last state to "ON".
- 2. The settings for power loss control have no effect on systems with AT-style power supplies which do not support standby power rail.
- 3. The 30 seconds monitoring cycle applies only to the "Last State" power loss control mode.

6.2.4 Fan Control

The conga-TC750 offers FAN_PWMOUT output signal and FAN_TACHOIN input signal for fan control, thereby improving system management. The FAN_PWMOUT signal controls the system fan with PWM (Pulse Width Modulation) while the FAN_TACHOIN signal provides the ability to monitor the system's fan RPMs (revolutions per minute).

The FAN_TACHOIN signal must receive two pulses per revolution in order to produce an accurate reading. For this reason, a two-pulse per revolution fan or similar hardware solution is recommended.



- 1. A four wire fan must be used to generate the correct speed readout.
- 2. For the correct fan control (FAN_PWMOUT, FAN_TACHIN) implementation, see the COM Express® Design Guide.



6.2.5 Enhanced Soft-Off State

The conga-TC750 supports an enhanced Soft-Off state (S5e)—a congatec proprietary low-power Soft-Off state. In this state, the CPU module switches off almost all the onboard logic in order to reduce the power consumption to absolute minimum (between 0.05 mA and 0.09 mA).

Refer to congatec application note AN36_S5e_Implementation.pdf for detailed description of the S5e state.

6.3 OEM BIOS Customization

The conga-TC750 is equipped with congatec Embedded BIOS, which is based on American Megatrends Inc. Aptio UEFI firmware. The congatec Embedded BIOS allows system designers to modify the BIOS. For more information about customizing the congatec Embedded BIOS, refer to the congatec System Utility user's guide CGUTLm1x.pdf on the congatec website at www.congatec.com or contact technical support.

The customization features supported are described below:

6.3.1 OEM Default Settings

This feature allows system designers to create and store their own BIOS default configuration. Customized BIOS development by congatec for OEM default settings is no longer necessary because customers can easily perform this configuration by themselves using the congatec system utility CGUTIL. See congatec application note AN8_Create_OEM_Default_Map.pdf on the congatec website for details on how to add OEM default settings to the congatec Embedded BIOS.

6.3.2 OEM Boot Logo

This feature allows system designers to replace the standard text output displayed during POST with their own BIOS boot logo. Customized BIOS development by congatec for OEM Boot Logo is no longer necessary because customers can easily perform this configuration by themselves using the congatec system utility CGUTIL. See congatec application note AN8_Create_And_Add_Bootlogo.pdf on the congatec website for details on how to add OEM boot logo to the congatec Embedded BIOS.

6.3.3 OEM POST Logo

This feature allows system designers to replace the congatec POST logo displayed in the upper left corner of the screen during BIOS POST with their own BIOS POST logo. Use the congatec system utility CGUTIL 1.5.4 or later to replace/add the OEM POST logo.



6.3.4 OEM DXE Driver

This feature allows designers to add their own UEFI DXE driver to the congatec embedded BIOS. Contact congatec technical support for more information on how to add an OEM DXE driver.

6.4 congatec Battery Management Interface

To facilitate the development of battery powered mobile systems based on embedded modules, congatec GmbH defined an interface for the exchange of data between a CPU module (using an ACPI operating system) and a Smart Battery system. A system developed according to the congatec Battery Management Interface Specification can provide the battery management functions supported by an ACPI capable operating system (for example, charge state of the battery, information about the battery, alarms/events for certain battery states and so on) without the need for additional modifications to the system BIOS.

In addition to the ACPI-Compliant Control Method Battery mentioned above, the latest versions of the conga-TC750 BIOS and board controller firmware also support LTC1760 battery manager from Linear Technology and a battery only solution (no smart battery system manager). All three battery solutions are supported on the I2C bus and the SMBus. This gives the system designer more flexibility when choosing the appropriate battery sub-system. For more information about the supported Battery Management Interface, contact your local sales representative.

6.5 API Support (CGOS)

In order to benefit from the above mentioned non-industry standard feature set, congatec provides an API that allows application software developers to easily integrate all these features into their code. The CGOS API (congatec Operating System Application Programming Interface) is the congatec proprietary API that is available for all commonly used Operating Systems such as Win32, Win64, Win CE, Linux. The architecture of the CGOS API driver provides the ability to write application software that runs unmodified on all congatec CPU modules. All the hardware related code is contained within the congatec embedded BIOS on the module. See section 1.1 of the CGOS API software developers guide, available on the congatec website.

6.6 TPM

The conga-TC750 offers a discrete SPI TPM 2.0 (Infineon SLB9672) by default.

6.7 Suspend to RAM/Disk

The Suspend to RAM and Suspend to Disk features are supported on the conga-TC750.



7 conga Tech Notes

The Intel Arrow Lake processor is a 64-bit, multi-core processor built on Intel N3B process technology. Some of the features supported by the processor are:

- Intel® 64 architecture
- Intel[®] VT-x and VT-d
- Intel® GMM and Neural Network Accelerator (Intel® GNA 3.5)
- Intel® Image Processing Unit (Intel® IPU 6)
- Intel® Neural Processing Unit (Intel® NPU)
- Intel® AVX2 Vector Neural Network Instructions (Intel® AVX2 VNNI)
- Intel[®] Turbo Boost Technology 2.0
- Intel® Hyper-Threading Technology
- Intel® APIC Virtualization Technology (Intel® APICv)
- Intel® Trusted Execution Technology (Intel® TXT)
- Intel® Advanced Encryption Standard New Instructions (Intel® AES-NI)
- Intel[®] Secure Key
- Intel[®] Boot Guard
- Intel® SpeedStep Technology
- Intel® Platform Trust Technology (Intel® PTT)
- Intel® Dynamic Tuning Technology (Intel® DTT)

7.1 Processor Performance Control

7.1.1 Intel® SpeedStep® Technology (EIST)

Intel® processors found on the conga-TC750 run at different voltage/frequency states (performance states), which is referred to as Enhanced Intel® SpeedStep® Technology (EIST). Operating systems that support performance control take advantage of microprocessors that use several different performance states to efficiently operate the processor when it is not being fully used. The operating system will determine the necessary performance state that the processor should run at so that the optimal balance between performance and power consumption can be achieved during runtime.



The Windows family of operating systems links its processor performance control policy to the power scheme setting. You must ensure that the power scheme setting you choose has the ability to support Enhanced Intel® SpeedStep® technology.

The Intel® Core™ Ultra Series 2 processor family supports Intel® Speed Shift, a new and energy efficient method for frequency control. This feature is also referred to as Hardware-controlled Performance States (HWP). The feature is a hardware implementation of the ACPI defined Collaborative Processor Performance Control (CPPC2) and is supported by newer operating systems (Win 8.1 or newer).

With this feature enabled, the processor autonomously selects performance states based on workload demand and thermal limits while also considering information provided by the OS e.g., the performance limits and workload history.

7.1.2 Intel® Turbo Boost Technology

Intel® Turbo Boost Technology allows processor cores to run faster than the base operating frequency if it is operating below power, current, and temperature specification limits. Intel® Turbo Boost Technology is activated when the Operating System (OS) requests the highest processor performance state. The maximum frequency of Intel® Turbo Boost Technology depends on the number of active cores. The amount of time the processor spends in the Intel® Turbo Boost Technology state depends on the workload and operating environment.

Any of the following can set the upper limit of Intel® Turbo Boost Technology on a given workload:

- Number of active cores
- Estimated current consumption
- Estimated power consumption
- Processor temperature

When the processor is operating below these limits and the user's workload demands additional performance, the processor frequency dynamically increases by 100 MHz on short and regular intervals until the upper limit is met or the maximum possible upside for the number of active cores is reached.

For more information about Intel® Turbo Boost Technology, visit the Intel® website.



- 1. For real-time sensitive applications, disable EIST and Turbo Mode in the BIOS setup to ensure a more deterministic performance.
- 2. Disable Turbo mode for industrial use condition.



7.2 Intel® Neural Processing Unit (Intel® NPU)

The Intel® Neural Processing Unit (NPU) is a dedicated hardware accelerator integrated into Intel® Arrow Lake processors. It is designed to support AI and machine learning (ML) inference workloads by offloading AI computations from the CPU and GPU. This offloading enables efficient, power-optimized on-device processing.

The NPU includes a configurable pipeline that supports deep neural network operations, including convolutional neural networks (CNNs), long short-term memory (LSTM) models, and local response normalization (LRN).

7.3 Adaptive Thermal Monitor and Catastrophic Thermal Protection

Intel® processors have a thermal monitor feature that helps to control the processor temperature. The integrated TCC (Thermal Control Circuit) activates if the processor silicon reaches its maximum operating temperature. The activation temperature that the Intel® Thermal Monitor uses to activate the TCC can be slightly modified via TCC Activation Offset in BIOS setup submenu "CPU submenu".

The Adaptive Thermal Monitor controls the processor temperature using two methods:

- Adjusting the processor's operating frequency and core voltage (EIST transitions)
- Modulating (start/stop) the processor's internal clocks at a duty cycle of 25% on and 75% off

When activated, the TCC causes both processor core and graphics core to reduce frequency and voltage adaptively. The Adaptive Thermal Monitor will remain active as long as the package temperature remains at its specified limit. Therefore, the Adaptive Thermal Monitor will continue to reduce the package frequency and voltage until the TCC is de-activated. Clock modulation is activated if frequency and voltage adjustments are insufficient. Additional hardware, software driver, or operating system support is not required.

Intel processors use the THERMTRIP# signal to shut down the system if the processor's silicon reaches a temperature of approximately 125°C. The THERMTRIP# signal activation is completely independent from processor activity and therefore does not produce any bus cycles.



To ensure the TCC is active for only short periods of time, thus reducing the impact on processor performance to a minimum, it is necessary to have a properly designed thermal solution. The Intel® processor's respective datasheet can provide you with more information about this subject.

7.4 Intel® Virtualization Technology



Intel® Virtualization Technology (Intel® VT) makes a single system appear as multiple independent systems to software. With this technology, multiple, independent operating systems can run simultaneously on a single system. The technology components support virtualization of platforms based on Intel architecture microprocessors and chipsets.

Intel® Virtualization Technology for IA-32, Intel® 64 and Intel® Architecture (Intel® VT-x) have hardware support in the processor to improve the virtualization performance and robustness.

RTS Real-Time Hypervisor supports Intel® VT and is verified on all current congatec x86 hardware.



congatec supports RTS Hypervisor.

7.5 Thermal Management

ACPI is responsible for allowing the operating system to play an important part in the system's thermal management. This results in the operating system having the ability to implement cooling decisions according to the demands of the application.

The conga-TC750 offers hardware-based support for passive and active cooling. Passive cooling is implemented in the Intel CPU via the Thermal Control Circuit (TCC) Activation Offset setting in the CPU configuration setup sub-menu. The TCC in the processor is activated at 100°C by default but can be lowered by the Activation Offset—for example, an activation offset of "10" will activate TCC at 90°C. ACPI OS support is not required. See section 2 "Disable Turbo mode for industrial use condition." for more information.

The congatec board controller supports active cooling solution. The board controller controls the fan's speed based on the temperature readings of the CPU. This feature does not require ACPI OS support. The only software-controlled thermal trip point on conga-TC750 is the Critical Trip Point.

The active or passive cooling policy should ensure that the CPU temperature does not reach this trip point. However, if the critical trip point is reached, the OS will shut down properly in order to prevent damage to the system.

Use the "critical trip point" setup node in the BIOS setup menu to determine the temperature threshold at which the system shuts down.



The Automatic Critical Trip Point BIOS setting shuts down the system at 5°C above the maximum specified temperature of the processor

7.6 ACPI Suspend Modes and Resume Events

The conga-TC750 BIOS supports S3 (Suspend to RAM), S4 (Suspend to Disk), S5 (Soft-Off) and S5e (enhanced Soft-Off).

Table 17 Wake Events



The table below lists the events that wake the system from S4-S5 and S5e.

Wake Event	Conditions/Remarks
Power Button	Wakes unconditionally from S3-S5 or S5e
Onboard LAN Event	Device driver must be configured to support Wake On LAN.
SMBALERT#	Wakes unconditionally from S3-S5 or S5e
PCI Express WAKE#	Wakes unconditionally from S3-S5
WAKE#	Wakes unconditionally from S4
PME#	Activate the wake-up capabilities of a PCI device using Windows Device Manager configuration options or set
	Resume On PME# to "Enabled" in the BIOS setup menu.
USB Mouse/Keyboard Event	When standby mode is set to S4, USB hardware must be powered by standby power source.
	Set "USB Device Wakeup" from "S4" to "Enabled" in the ACPI section of the BIOS setup menu (if setup node is
	available in BIOS setup program).
	In Device Manager, look for the keyboard/mouse devices. Go to the Power Management tab and check 'Allow this
	device to bring the computer out of standby'.
RTC Alarm	Activate and configure Resume On RTC Alarm in the Power setup menu. Only available in S5.
Watchdog Power Button Event	Wakes unconditionally from S4 or S5.



8 Signal Descriptions and Pinout Tables

The following section describes the signals on the conga-TC750 COM Express® Type 6 connectors. The pinout of the modules complies with COM Express® Type 6, rev. 3.1.

The table below describes the terminology used in this section. The PU/PD column indicates if a pull-up or pull-down resistor has been used. If the field entry area in this column for the signal is empty, then no pull-up or pull-down resistor has been implemented by congatec.

The "#" symbol at the end of the signal name indicates that the active or asserted state occurs when the signal is at a low voltage level. When "#" is not present, the signal is asserted when at a high voltage level.

Table 18 Signal Tables Terminology Descriptions

Term	Description
DDC	Display Data Channel
I/O 3.3V	Bi-directional signal 3.3 V tolerant
I/O 5V	Bi-directional signal 5 V tolerant
I 3.3V	Input 3.3 V tolerant
I 5V	Input 5 V tolerant
I/O 3.3VSB	Input or output 3.3 V tolerant active in standby state
LVDS	Low Voltage Differential Signal - 330 mV nominal; 450 mV maximum differential signal
O 3.3V	Output 3.3 V signal level
O 5V	Output 5 V signal level
OD	Open drain output
Р	Power Input/Output
PCIE	PCI Express compatible differential signal. In compliance with PCI Express Specification.
PD	Implemented pull-down resistor
PDS	Pull-down strap. A module output pin that is either tied to GND or is not connected. Used to signal module capabilities (pinout type) to the carrier board.
PEG	PCI Express Graphics
PU	Implemented pull-up resistor
REF	Reference voltage output. May be sourced from a module power plane.
SATA	In compliance with Serial ATA specification revision 2.6 and 3.0.
USB_SS	USB Super Speed compliant signals. This includes USB 3.0, USB 3.1, USB 3.2 and USB4.



8.1 Connector Signal Descriptions

Table 19 Connector A–B Pinout

Pin	Row A	Pin	Row B	Pin	Row A	Pin	Row B
A1	GND (FIXED)	B1	GND (FIXED)	A56	PCIE_TX4-	B56	PCIE_RX4-
A2	GBE0_MDI3-	B2	GBE0_ACT#	A57	GND	B57	GPO2
A3	GBE0_MDI3+	В3	LPC_FRAME#	A58	PCIE_TX3+	B58	PCIE_RX3+
A4	GBE0_LINK_MID#	B4	LPC_AD0	A59	PCIE_TX3-	B59	PCIE_RX3-
A5	GBE0_LINK_MAX#	B5	LPC_AD1	A60	GND (FIXED)	B60	GND (FIXED)
A6	GBE0_MDI2-	В6	LPC_AD2	A61	PCIE_TX2+	B61	PCIE_RX2+
A7	GBE0_MDI2+	В7	LPC_AD3	A62	PCIE_TX2-	B62	PCIE_RX2-
A8	GBE0_LINK#	В8	LPC_DRQ0# ²	A63	GPI1	B63	GPO3
A9	GBE0_MDI1-	В9	LPC_DRQ1# ²	A64	PCIE_TX1+	B64	PCIE_RX1+
A10	GBE0_MDI1+	B10	LPC_CLK	A65	PCIE_TX1-	B65	PCIE_RX1-
A11	GND (FIXED)	B11	GND (FIXED)	A66	GND	B66	WAKE0#
A12	GBE0_MDI0-	B12	PWRBTN#	A67	GPI2	B67	WAKE1#
A13	GBE0_MDI0+	B13	SMB_CK	A68	PCIE_TX0+	B68	PCIE_RX0+
A14	GBE0_CTREF ¹	B14	SMB_DAT	A69	PCIE_TX0-	B69	PCIE_RX0-
A15	SUS_S3#	B15	SMB_ALERT#	A70	GND (FIXED)	B70	GND (FIXED)
A16	SATA0_TX+	B16	SATA1_TX+	A71	eDP_TX2+/LVDS_A0+	B71	LVDS_B0+
A17	SATA0_TX-	B17	SATA1_TX-	A72	eDP_TX2-/LVDS_A0-	B72	LVDS_B0-
A18	SUS_S4#	B18	SUS_STAT#	A73	eDP_TX1+/LVDS_A1+	B73	LVDS_B1+
A19	SATA0_RX+	B19	SATA1_RX+	A74	eDP_TX1-/LVDS_A1-	B74	LVDS_B1-
A20	SATA0_RX-	B20	SATA1_RX-	A75	eDP_TX0+/LVDS_A2+	B75	LVDS_B2+
A21	GND (FIXED)	B21	GND (FIXED)	A76	eDP_TX0-/LVDS_A2-	B76	LVDS_B2-
A22	SATA2_TX+ 1	B22	SATA3_TX+ 1	A77	eDP_VDD_EN/LVDS_VDD_EN	B77	LVDS_B3+
A23	SATA2_TX- ¹	B23	SATA3_TX- ¹	A78	LVDS_A3+	B78	LVDS_B3-
A24	SUS_S5#	B24	PWR_OK	A79	LVDS_A3-	B79	eDP_BKLT_EN/LVDS_BKLT_EN
A25	SATA2_RX+ 1	B25	SATA3_RX+ 1	A80	GND (FIXED)	B80	GND (FIXED)
A26	SATA2_RX-1	B26	SATA3_RX- ¹	A81	eDP_TX3+/LVDS_A_CK+	B81	LVDS_B_CK+
A27	BATLOW#	B27	WDT	A82	eDP_TX3-/LVDS_A_CK-	B82	LVDS_B_CK-
A28	(S)ATA_ACT#	B28	HDA_SDIN2 ²	A83	eDP_AUX+/LVDS_I2C_CK	B83	eDP/LVDS_BKLT_CTRL
A29	HDA_SYNC	B29	HDA_SDIN1	A84	eDP_AUX-/LVDS_I2C_DAT	B84	VCC_5V_SBY
A30	HDA_RST#	B30	HDA_SDIN0	A85	GPI3	B85	VCC_5V_SBY



Pin	Row A	Pin	Row B	Pin	Row A	Pin	Row B
A31	GND (FIXED)	B31	GND (FIXED)	A86	GP_SPI_MOSI	B86	VCC_5V_SBY
A32	HDA_BITCLK	B32	SPKR ²	A87	eDP_HPD	B87	VCC_5V_SBY
A33	HDA_SDOUT	B33	I2C_CK	A88	PCIE_CLK_REF+	B88	BIOS_DIS1#
A34	BIOS_DIS0#	B34	I2C_DAT	A89	PCIE_CLK_REF-	B89	VGA_RED ¹
A35	THRMTRIP#	B35	THRM#	A90	GND (FIXED)	B90	GND (FIXED)
A36	USB6-	B36	USB7-	A91	SPI_POWER	B91	VGA_GRN ¹
A37	USB6+	B37	USB7+	A92	SPI_MISO	B92	VGA_BLU ¹
A38	USB_6_7_OC#	B38	USB_4_5_OC#	A93	GPO0	B93	VGA_HSYNC ¹
A39	USB4-	B39	USB5-	A94	SPI_CLK	B94	VGA_VSYNC ¹
A40	USB4+	B40	USB5+	A95	SPI_MOSI	B95	VGA_I2C_CK ²
A41	GND (FIXED)	B41	GND (FIXED)	A96	TPM_PP ²	B96	VGA_I2C_DAT ²
A42	USB2-	B42	USB3-	A97	TYPE10# 1	B97	SPI_CS#
A43	USB2+	B43	USB3+	A98	SERO_TX	B98	GP_SPI_MISO
A44	USB_2_3_OC#	B44	USB_0_1_OC#	A99	SERO_RX	B99	GP_SPI_CK
A45	USB0-	B45	USB1-	A100	GND (FIXED)	B100	GND (FIXED)
A46	USB0+	B46	USB1+	A101	SER1_TX	B101	FAN_PWMOUT
A47	VCC_RTC	B47	ESPI_EN# 1	A102	SER1_RX	B102	FAN_TACHIN
A48	RSMRST_OUT#	B48	USB0_HOST_PRSNT ¹	A103	LID#	B103	SLEEP#
A49	GBE0_SDP	B49	SYS_RESET#	A104	VCC_12V	B104	VCC_12V
A50	LPC_SERIRQ	B50	CB_RESET#	A105	VCC_12V	B105	VCC_12V
A51	GND (FIXED)	B51	GND (FIXED)	A106	VCC_12V	B106	VCC_12V
A52	PCIE_TX5+	B52	PCIE_RX5+	A107	VCC_12V	B107	VCC_12V
A53	PCIE_TX5-	B53	PCIE_RX5-	A108	VCC_12V	B108	VCC_12V
A54	GPI0	B54	GPO1	A109	VCC_12V	B109	VCC_12V
A55	PCIE_TX4+	B55	PCIE_RX4+	A110	GND (FIXED)	B110	GND (FIXED)



- ^{1.} Not connected
- ^{2.} Not supported
- ^{3.} BOM option



Table 20 Connector C–D Pinout

Pin	Row C	Pin	Row D	Pin	Row C	Pin	Row D
C1	GND (FIXED)	D1	GND (FIXED)	C56	PEG_RX1-	D56	PEG_TX1-
C2	GND	D2	GND	C57	TYPE1# ¹	D57	TYPE2#
C3	USB_SSRX0-	D3	USB_SSTX0-	C58	PEG_RX2+	D58	PEG_TX2+
C4	USB_SSRX0+	D4	USB_SSTX0+	C59	PEG_RX2-	D59	PEG_TX2-
C5	GND	D5	GND	C60	GND (FIXED)	D60	GND (FIXED)
C6	USB_SSRX1-	D6	USB_SSTX1-	C61	PEG_RX3+	D61	PEG_TX3+
C7	USB_SSRX1+	D7	USB_SSTX1+	C62	PEG_RX3-	D62	PEG_TX3-
C8	GND	D8	GND	C63	GND	D63	GND
C9	USB_SSRX2-	D9	USB_SSTX2-	C64	GND	D64	GND
C10	USB_SSRX2+	D10	USB_SSTX2+	C65	PEG_RX4+	D65	PEG_TX4+
C11	GND (FIXED)	D11	GND (FIXED)	C66	PEG_RX4-	D66	PEG_TX4-
C12	USB_SSRX3-	D12	USB_SSTX3-	C67	RAPID_SHUTDOWN ²	D67	GND
C13	USB_SSRX3+	D13	USB_SSTX3+	C68	PEG_RX5+	D68	PEG_TX5+
C14	GND	D14	GND	C69	PEG_RX5-	D69	PEG_TX5-
C15	USB4_1_LSTX	D15	DDI1_CTRLCLK_AUX+/USB4_1_AUX+	C70	GND (FIXED)	D70	GND (FIXED)
C16	USB4_1_LSRX	D16	DDI1_CTRLDATA_AUX- /USB4_1_AUX-	C71	PEG_RX6+	D71	PEG_TX6+
C17	USB4_RT_ENA	D17	USB4_PD_I2C_ALERT#	C72	PEG_RX6-	D72	PEG_TX6-
C18	GND	D18	PMCALERT#	C73	GND	D73	GND
C19	PCIE_RX6+	D19	PCIE_TX6+	C74	PEG_RX7+	D74	PEG_TX7+
C20	PCIE_RX6-	D20	PCIE_TX6-	C75	PEG_RX7-	D75	PEG_TX7-
C21	GND (FIXED)	D21	GND (FIXED)	C76	GND	D76	GND
C22	PCIE_RX7+	D22	PCIE_TX7+	C77	GND	D77	GND
C23	PCIE_RX7-	D23	PCIE_TX7-	C78	PEG_RX8+ 1	D78	PEG_TX8+ 1
C24	DDI1_HPD	D24	GND	C79	PEG_RX8- 1	D79	PEG_TX8- 1
C25	SML0_CLK	D25	GND	C80	GND (FIXED)	D80	GND (FIXED)
C26	SML0_DAT	D26	DDI1_PAIR0+ / USB4_1_SSTX0+	C81	PEG_RX9+ 1	D81	PEG_TX9+ 1
C27	SML1_CLK	D27	DDI1_PAIR0- / USB4_1_SSTX0-	C82	PEG_RX9- 1	D82	PEG_TX9- 1
C28	SML1_DAT	D28	GND	C83	GND	D83	GND
C29	USB4_PD_I2C_CLK	D29	DDI1_PAIR1+ / USB4_1_SSRX0+	C84	GND	D84	GND
C30	USB4_PD_I2C_DAT	D30	DDI1_PAIR1- / USB4_1_SSRX0-	C85	PEG_RX10+ 1	D85	PEG_TX10+ 1
C31	GND (FIXED)	D31	GND (FIXED)	C86	PEG_RX10-1	D86	PEG_TX10- 1
C32	DDI2_CTRLCLK_AUX+ / USB4_2_AUX+	D32	DDI1_PAIR2+ / USB4_1_SSTX1+	C87	GND	D87	GND



Pin	Row C	Pin	Row D	Pin	Row C	Pin	Row D
C33	DDI2_CTRLDATA_AUX- / USB4_2_AUX-	D33	DDI1_PAIR2- / USB4_1_SSTX1-	C88	PEG_RX11+ 1	D88	PEG_TX11+ 1
C34	DDI2_DDC_AUX_SEL	D34	DDI1_DDC_AUX_SEL	C89	PEG_RX11-1	D89	PEG_TX11- 1
C35	USB4_2_LSTX	D35	USB4_2_LSRX	C90	GND (FIXED)	D90	GND (FIXED)
C36	DDI3_CTRLCLK_AUX+	D36	DDI1_PAIR3+ / USB4_1_SSRX1+	C91	PEG_RX12+ 1	D91	PEG_TX12+ 1
C37	DDI3_CTRLDATA_AUX-	D37	DDI1_PAIR3- / USB4_1_SSRX1-	C92	PEG_RX12-1	D92	PEG_TX12- 1
C38	DDI3_DDC_AUX_SEL	D38	GND	C93	GND	D93	GND
C39	DDI3_PAIR0+	D39	DDI2_PAIR0+ / USB4_2_SSTX0+	C94	PEG_RX13+ 1	D94	PEG_TX13+ 1
C40	DDI3_PAIR0-	D40	DDI2_PAIRO- / USB4_2_SSTX0-	C95	PEG_RX13-1	D95	PEG_TX13- 1
C41	GND (FIXED)	D41	GND (FIXED)	C96	GND	D96	GND
C42	DDI3_PAIR1+	D42	DDI2_PAIR1+ / USB4_2_SSRX0+	C97	GND	D97	GND
C43	DDI3_PAIR1-	D43	DDI2_PAIR1- / USB4_2_SSRX0-	C98	PEG_RX14+ 1	D98	PEG_TX14+ 1
C44	DDI3_HPD	D44	DDI2_HPD	C99	PEG_RX14-1	D99	PEG_TX14- 1
C45	GP_SPI_CS#	D45	GND	C100	GND (FIXED)	D100	GND (FIXED)
C46	DDI3_PAIR2+	D46	DDI2_PAIR2+ / USB4_2_SSTX1+	C101	PEG_RX15+ 1	D101	PEG_TX15+ 1
C47	DDI3_PAIR2-	D47	DDI2_PAIR2- / USB4_2_SSTX1-	C102	PEG_RX15-1	D102	PEG_TX15- 1
C48	RSVD ¹	D48	GND	C103	GND	D103	GND
C49	DDI3_PAIR3+	D49	DDI2_PAIR3+ / USB4_2_SSRX1+	C104	VCC_12V	D104	VCC_12V
C50	DDI3_PAIR3-	D50	DDI2_PAIR3- / USB4_2_SSRX1-	C105	VCC_12V	D105	VCC_12V
C51	GND (FIXED)	D51	GND (FIXED)	C106	VCC_12V	D106	VCC_12V
C52	PEG_RX0+	D52	PEG_TX0+	C107	VCC_12V	D107	VCC_12V
C53	PEG_RX0-	D53	PEG_TX0-	C108	VCC_12V	D108	VCC_12V
C54	TYPE0# ¹	D54	PEG_LANE_RV# ²	C109	VCC_12V	D109	VCC_12V
C55	PEG_RX1+	D55	PEG_TX1+	C110	GND (FIXED)	D110	GND (FIXED)



^{1.} Not connected

^{2.} Not supported

Table 21 PCI Express Signal Descriptions (General Purpose)

Signal	Pin #	Description	I/O	PU/PD	Comment
PCIE_RX0+ PCIE_RX0-	B68 B69	PCI Express channel 0, Receive Input differential pair	I PCIE		
PCIE_TX0+	A68	PCI Express channel 0, Transmit Output differential pair	O PCIE		
PCIE_TX0+	A69	PCI Express channel 0, Transmit Output differential pair	OPCIE		
PCIE_RX1+	B64	PCI Express channel 1, Receive Input differential pair	I PCIE		
PCIE_RX1+	B65	PCI Express channel 1, Receive input differential pair	ITCIE		
PCIE_TX1+	A64	PCI Express channel 1, Transmit Output differential pair	O PCIE		
PCIE_TX1+ PCIE_TX1-	A65	PCI Express channel 1, Transmit Output differential pair	OPCIE		
PCIE_RX2+	B61	PCI Express channel 2, Receive Input differential pair	I PCIE		
PCIE_RX2+	B62	PCI Express channel 2, Receive input differential pair	ITCIE		
PCIE_TX2+		PCI Express channel 2, Transmit Output differential pair	O PCIE		
PCIE_TX2+ PCIE_TX2-	A61 A62	PCI Express channel 2, Transmit Output differential pair	OPCIE		
PCIE_RX3+	B58	PCI Express channel 3, Receive Input differential pair	I PCIE		
PCIE_RX3+ PCIE_RX3-	B59	PCI Express channel 3, Receive Input differential pair	IFCIE		
		DCLE	O DCIE		
PCIE_TX3+	A58 A59	PCI Express channel 3, Transmit Output differential pair	O PCIE		
PCIE_TX3-		DCIE I IAD : I III :	I DCIE		
PCIE_RX4+	B55 B56	PCI Express channel 4, Receive Input differential pair	I PCIE		
PCIE_RX4-			O DOIE		
PCIE_TX4+	A55	PCI Express channel 4, Transmit Output differential pair	O PCIE		
PCIE_TX4-	A56	2015	1.5015		
PCIE_RX5+	B52	PCI Express channel 5, Receive Input differential pair	I PCIE		
PCIE_RX5-	B53		0.00:5		
PCIE_TX5+	A52	PCI Express channel 5, Transmit Output differential pair	O PCIE		
PCIE_TX5-	A53				
PCIE_RX6+	C19	PCI Express channel 6, Receive Input differential pair	I PCIE		Shared with SATA port 1 and configurable via the BIOS setup
PCIE_RX6-	C20				menu.
PCIE_TX6+	D19	PCI Express channel 6, Transmit Output differential pair	O PCIE		
PCIE_TX6-	D20				
PCIE_RX7+	C22	PCI Express channel 7, Receive Input differential pair	I PCIE		Shared with SATA port 0 and configurable via the BIOS setup
PCIE_RX7-	C23				menu.
PCIE_TX7+	D22	PCI Express channel 7, Transmit Output differential pair	O PCIE		
PCIE_TX7-	D23				
PCIE_CLK_REF+	A88	PCI Express Reference Clock output for all PCI Express	O PCIE		A PCI Express Gen2/3/4 compliant clock buffer chip must be
PCIE_CLK_REF-	A89	and PCI Express Graphics Lanes			used on the carrier board if the design involves more than one PCI Express device.



PCIe interface is the default BIOS setting for the shared ports.



Table 22 PCI Express Signal Descriptions (x16 Graphics)

Signal	Pin #	Description	1/0	PU/PD	Comment
PEG_RX0+	C52	PCI Express Graphics differential pairs 0	I PCIE		Variants that feature the H-series processor
PEG_RX0-	C53	Note: Can also be used as PCI Express differential pairs 16			offer a 1 x8 PCle Gen 5 port (PEG 0 - 7) by
PEG_TX0+	D52		O PCIE		default and an assembly option for 1 x4
PEG_TX0-	D53				NVMe (Gen 4) port.
PEG_RX1+	C55	PCI Express Graphics differential pairs 1	I PCIE		Variants that feature the U-series processor
PEG_RX1-	C56	Note: Can also be used as PCI Express differential pairs 17			offer 2 x4 PCle Gen 4 port (PEG 0 - 3, PEG
PEG_TX1+	D55		O PCIE		4 -7) by default or a 1 x4 PCIe Gen 4 port
PEG_TX1-	D56	<u> </u>			(PEG 0 - 3) and an assembly option for 1 x4
PEG_RX2+	C58	PCI Express Graphics differential pairs 2	I PCIE		NVMe (Gen 4) port.
PEG_RX2-	C59	Note: Can also be used as PCI Express differential pairs 18			
PEG_TX2+	D58		O PCIE		
PEG_TX2-	D59				_
PEG_RX3+	C61	PCI Express Graphics differential pairs 3	I PCIE		
PEG_RX3-	C62	Note: Can also be used as PCI Express differential pairs 19			
PEG_TX3+	D61		O PCIE		
PEG_TX3-	D62				
PEG_RX4+	C65	PCI Express Graphics differential pairs 4	I PCIE		
PEG_RX4-	C66	Note: Can also be used as PCI Express differential pairs 20			
PEG_TX4+	D65		O PCIE		
PEG_TX4-	D66				
PEG_RX5+	C68	PCI Express Graphics differential pairs 5	I PCIE		
PEG_RX5-	C69	Note: Can also be used as PCI Express differential pairs 21			
PEG_TX5+	D68		O PCIE		
PEG_TX5-	D69				
PEG_RX6+	C71	PCI Express Graphics differential pairs 6	I PCIE		
PEG_RX6-	C72	Note: Can also be used as PCI Express differential pairs 22	0.50/5		_
PEG_TX6+	D71		O PCIE		
PEG_TX6-	D72				_
PEG_RX7+	C74	PCI Express Graphics differential pairs 7	I PCIE		
PEG_RX7-	C75	Note: Can also be used as PCI Express differential pairs 23	0.5015		_
PEG_TX7+	D74		O PCIE		
PEG_TX7-	D75				
PEG_RX8+	C78	PCI Express Graphics differential pairs 8	I PCIE		Not connected
PEG_RX8-	C79	Note: Can also be used as PCI Express differential pairs 24	0.5015		_
PEG_TX8+	D78		O PCIE		
PEG_TX8-	D79		1.50:=		_
PEG_RX9+	C81	PCI Express Graphics differential pairs 9	I PCIE		
PEG_RX9-	C82	Note: Can also be used as PCI Express differential pairs 25	0.50:5		_
PEG_TX9+	D81		O PCIE		
PEG_TX9-	D82				



Signal	Pin #	Description	I/O	PU/PD	Comment
PEG_RX10+	C85	PCI Express Graphics differential pairs 10	I PCIE		Not connected
PEG_RX10-	C86	Note: Can also be used as PCI Express differential pairs 26			
PEG_TX10+	D85		O PCIE		
PEG_TX10-	D86				
PEG_RX11+	C88	PCI Express Graphics differential pairs 11	I PCIE		
PEG_RX11-	C89	Note: Can also be used as PCI Express differential pairs 27			
PEG_TX11+	D88		O PCIE		
PEG_TX11-	D89				
PEG_RX12+	C91	PCI Express Graphics differential pairs 12	I PCIE		
PEG_RX12-	C92	Note: Can also be used as PCI Express differential pairs 28			
PEG_TX12+	D91		O PCIE		
PEG_TX12-	D92				
PEG_RX13+	C94	PCI Express Graphics differential pairs 13	I PCIE		
PEG_RX13-	C95	Note: Can also be used as PCI Express differential pairs 29			
PEG_TX13+	D94		O PCIE		
PEG_TX13-	D95				
PEG_RX14+	C98	PCI Express Graphics differential pairs 14	I PCIE		
PEG_RX14-	C99	Note: Can also be used as PCI Express differential pairs 30			
PEG_TX14+	D98		O PCIE		
PEG_TX14-	D99				
PEG_RX15+	C101	PCI Express Graphics differential pairs 15	I PCIE		
PEG_RX15-	C102	Note: Can also be used as PCI Express differential pairs 31			
PEG_TX15+	D101		O PCIE		
PEG_TX15-	D102				
PEG_LANE_RV#	D54	PCI Express Graphics lane reversal input strap. Pull low on the carrier board to	1 3.3 V	PU 10 kΩ	
		reverse lane order.		3.3 V	



The conga-TC750 supports PEG ports 0 - 7 (1 x8) on variants with H-series processor. On variants with U-series processor, the conga-TC750 supports PEG ports 0-3 and 4-7 (2 x4) by default.

Table 23 DDI Signal Description

Signal	Pin #	Description	I/O	PU/PD	Comment
DDI1_PAIR0+ DDI1_PAIR0-	D26 D27	Multiplexed with DP1_LANE0+, TMDS1_DATA2+ and USB4_1_SSTX0+ Multiplexed with DP1_LANE0-, TMDS1_DATA2- and USB4_1_SSTX0- DDI1 differential pair 0	O PCIE		DDI1 by default. USB4 requires a different BIOS firmware. See
DDI1_PAIR1+ DDI1_PAIR1-	D29 D30	Multiplexed with DP1_LANE1+, TMDS1_DATA1+ and USB4_1_SSRX0+ Multiplexed with DP1_LANE1-, TMDS1_DATA1- and USB4_1_SSRX0- DDI1 differential pair 1	O PCIE		section 5.6.3 "USB4" for more information.
DDI1_PAIR2+ DDI1_PAIR2-	D32 D33	Multiplexed with DP1_LANE2+, TMDS1_DATA0+ and USB4_1_SSTX1+ Multiplexed with DP1_LANE2-, TMDS1_DATA0- and USB4_1_SSTX1- DDI1 differential pair 2	O PCIE		
DDI1_PAIR3+ DDI1_PAIR3-	D36 D37	Multiplexed with DP1_LANE3+, TMDS1_CLK+ and USB4_1_SSRX1+ Multiplexed with DP1_LANE3-, TMDS1_CLK- and USB4_1_SSRX1- DDI1 differential pair 3	O PCIE		
SML0_CLK	C25	Clock line for System Management Link 0 Multiplexed with DDI1_PAIR4+	Bi-Dir OD 3.3 VSB	PU 2.2 kΩ 3.3 VSB	USB4 control signals
SML0_DAT	C26	Data line System Management Link 0 Multiplexed with DDI1_PAIR4+	Bi-Dir OD 3.3 VSB	PU 2.2 kΩ 3.3 VSB	
USB4_PD_I2C_CLK	C29	I2C clock line between module-based embedded controller master and carrier-based USB Power Delivery controller slave. Multiplexed with DDI1_PAIR5+	Bi-Dir OD 3.3 VSB	PU 2.2 kΩ 3.3 VSB	
USB4_PD_I2C_DAT	C30	I2C data line between module-based embedded controller master and carrier-based USB Power Delivery controller slave. Multiplexed with DDI1_PAIR5-	Bi-Dir OD 3.3 VSB	PU 2.2 kΩ 3.3 VSB	
USB4_1_LSTX	C15	Side band Tx interface for USB4 alternate mode Multiplexed with DDI1_PAIR6+	O 3.3 V	PD 1 ΜΩ	
USB4_1_LSRX	C16	Side bank Rx interface for USB4 alternate mode Multiplexed with DDI1_PAIR6-	I 3.3 V	PD 1 MΩ	
DDI1_HPD	C24	Multiplexed with DP1_HPD and HDMI1_HPD DDI1 Hot plug detect	I 3.3 V	PD 100 kΩ	
DDI1_CTRLCLK_AUX+	D15	Multiplexed with DP1_AUX+, HDMI1_CTRLCLK and USB4_1_AUX+ DisplayPort AUX+ or USB4 AUX+ function if DDI1_DDC_AUX_SEL is no connect or TMDS I2C control clock if DDI1_DDC_AUX_SEL is pulled high.	I/O PCIE or I/O OD 3.3 V	PD 100 kΩ (DP/USB4 mode) PU 2.2 kΩ 3.3 VSB (TMDS)	
DDI1_CTRLDATA_AUX-	D16	Multiplexed with DP1_AUX-, HDMI1_CTRLDATA and USB4_1_AUX DisplayPort AUX- or USB4 AUX- function if DDI1_DDC_AUX_SEL is no connect or TMDS I2C control data if DDI1_DDC_AUX_SEL is pulled high.	I/O PCIE or I/O OD 3.3 V	PU 100 kΩ 3.3 V (DP mode) PU 2.2 kΩ 3.3 V (TMDS)	
DDI1_DDC_AUX_SEL	D34	Selects the function of DDI1_CTRLCLK_AUX+ and DDI1_CTRLDATA_AUX This pin shall have a 1 M pull-down to logic ground on the module. If this input is floating, the AUX pair is used for the DP AUX+/- signals. If pulled-high, the AUX pair contains the CTRLCLK and CTRLDATA signals.	13.3 V	PD 1 MΩ	



Signal	Pin #	Description	I/O	PU/PD	Comment
DDI2_PAIR0+ DDI2_PAIR0-	D39 D40	Multiplexed with DP2_LANE0+, TMDS2_DATA2+ and USB4_2_SSTX0+ Multiplexed with DP2_LANE0-, TMDS2_DATA2- and USB4_2_SSTX0-DDI2 differential pair 0	O PCIE		DDI2 by default. USB4 requires a different BIOS firmware. See
DDI2_PAIR1+ DDI2_PAIR1-	D42 D43	Multiplexed with DP2_LANE1+, TMDS2_DATA1+ and USB4_2_SSRX0+ Multiplexed with DP2_LANE1-, TMDS2_DATA1- and USB4_2_SSRX0-DDI2 differential pair 1	O PCIE		section 5.6.3 "USB4" for more information.
DDI2_PAIR2+ DDI2_PAIR2-	D46 D47	Multiplexed with DP2_LANE2+, TMDS2_DATA0+ and USB4_2_SSTX1+ Multiplexed with DP2_LANE2-, TMDS2_DATA0- and USB4_2_SSTX1-DDI2 differential pair 2	O PCIE		
DDI2_PAIR3+ DDI2_PAIR3-	D49 D50	Multiplexed with DP2_LANE3+, TMDS2_CLK+ and USB4_2_SSRX1+ Multiplexed with DP2_LANE3-, TMDS2_CLK- and USB4_2_SSRX0- DDI2 differential pair 3	O PCIE		
DDI2_HPD	D44	Multiplexed with DP2_HPD and HDMI2_HPD DDI2 hot plug detect	I 3.3 V	PD 100 kΩ	
DDI2_CTRLCLK_AUX+	C32	Multiplexed with DP2_AUX+, HDMI2_CTRLCLK and USB4_2_AUX+ DisplayPort AUX+ or USB4 AUX+ function if DDI2_DDC_AUX_SEL is no connect or TMDS I2C control clock if DDI2_DDC_AUX_SEL is pulled high.	I/O PCIE or I/O OD 3.3 V	PD 100 kΩ (DP/USB4 mode) PU 2.2 kΩ 3.3 VSB (TMDS)	
DDI2_CTRLDATA_AUX-	C33	Multiplexed with DP2_AUX-, HDMI2_CTRLDATA and USB4_2_AUX-DisplayPort AUX- or USB4 AUX- function if DDI2_DDC_AUX_SEL is no connect or TMDS I2C control data if DDI2_DDC_AUX_SEL is pulled high.	I/O PCIE or I/O OD 3.3 V	PU 100 kΩ 3.3 V (DP mode) PU 2.2 kΩ 3.3 V (TMDS)	
DDI2_DDC_AUX_SEL	C34	Selects the function of DDI2_CTRLCLK_AUX+ and DDI2_CTRLDATA_AUX This pin shall have a 1 M pull-down to logic ground on the module. If this input is floating, the AUX pair is used for the DP AUX+/- signals. If pulled-high, the AUX pair contains the TMDS CTRLCLK and CTRLDATA signals.	I 3.3V	PD 1 MΩ	
DDI3_PAIR0+ DDI3_PAIR0-	C39 C40	Multiplexed with DP3_LANE0+ and TMDS3_DATA2+ Multiplexed with DP3_LANE0- and TMDS3_DATA2- DDI3 differential pair 0	O PCIE		
DDI3_PAIR1+ DDI3_PAIR1-	C42 C43	Multiplexed with DP3_LANE1+ and TMDS3_DATA1+ Multiplexed with DP3_LANE1- and TMDS3_DATA1- DDI3 differential pair 1	O PCIE		
DDI3_PAIR2+ DDI3_PAIR2-	C46 C47	Multiplexed with DP3_LANE2+ and TMDS3_DATA0+ Multiplexed with DP3_LANE2- and TMDS3_DATA0- DDI3 differential pair 2	O PCIE		
DDI3_PAIR3+ DDI3_PAIR3-	C49 C50	Multiplexed with DP3_LANE3+ and TMDS3_CLK+ Multiplexed with DP3_LANE3- and TMDS3_CLK- DDI3 differential pair 3	O PCIE		
DDI3_HPD	C44	Multiplexed with DP3_HPD and HDMI3_HPD DDI3 hot plug detect	I 3.3 V	PD 100 kΩ	



Signal	Pin #	Description	I/O	PU/PD	Comment
DDI3_CTRLCLK_AUX+	C36	Multiplexed with DP3_AUX+ and HDMI3_CTRLCLK	I/O PCIE or	PD 100 kΩ	
		DisplayPort AUX+ function if DDI3_DDC_AUX_SEL is no connect or TMDS I2C control clock if DDI3_DDC_AUX_SEL is pulled high.	I/O OD 3.3 V	(DP/USB4 mode)	
				PU 2.2 kΩ 3.3 VSB	
				(TMDS)	
DDI3_CTRLDATA_AUX-	C37	Multiplexed with DP3_AUX- and HDMI3_CTRLDATA	I/O PCIE or	PU 100 kΩ 3.3 V	
		DisplayPort AUX- function if DDI3_DDC_AUX_SEL is no connect or TMDS I2C control data if DDI3_DDC_AUX_SEL is pulled high.	I/O OD 3.3 V	(DP mode)	
				PU 2.2 kΩ 3.3 V	
				(TMDS)	
DDI3_DDC_AUX_SEL	C38	Selects the function of DDI3_CTRLCLK_AUX+ and DDI3_CTRLDATA_AUX	I 3.3 V	PD 1 MΩ	
		This pin shall have a 1 M pull-down to logic ground on the module. If this			
		input is floating, the AUX pair is used for the DP AUX+/- signals. If pulled-			
		high, the AUX pair contains the TMDS CTRLCLK and CTRLDATA signals.			

Table 24 Embedded DisplayPort Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
eDP_TX3+	A81	eDP differential pairs	AC coupled off module.		
eDP_TX3-	A82				
eDP_TX2+	A71				
eDP_TX2-	A72				
eDP_TX1+	A73				
eDP_TX1-	A74				
eDP_TX0+	A75				
eDP_TX0-	A76				
eDP_VDD_EN	A77	eDP power enable	O 3.3 V	PD 100 kΩ	
eDP_BKLT_EN	B79	eDP backlight enable	O 3.3 V	PD 100 kΩ	
eDP_BKLT_CTRL	B83	eDP backlight brightness control	O 3.3 V	PD 100 kΩ	
eDP_AUX+	A83	eDP AUX+	AC coupled off module		
eDP_AUX-	A84	eDP AUX-	AC coupled off module		
eDP_HPD	A87	Detection of hot plug / unplug and notification of the link layer	I 3.3 V	PD 100 kΩ	



- 1. The eDP interface is multiplexed with LVDS interface.
- 2. This interface is configured in the BIOS to support LVDS by default. For eDP support, go to Advanced -> Graphics -> Active LFP Configuration in the BIOS setup menu and select "eDP".
- 3. The LVDS/eDP interface does not support both LVDS and eDP signals at the same time.



Table 25 LVDS Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
LVDS_A0+	A71	LVDS Channel A differential pairs	O LVDS		
LVDS_A0-	A72				
LVDS_A1+	A73				
LVDS_A1-	A74				
LVDS_A2+	A75				
LVDS_A2-	A76				
LVDS_A3+	A78				
LVDS_A3-	A79				
LVDS_A_CK+	A81	LVDS Channel A differential clock	O LVDS		
LVDS_A_CK-	A82				
LVDS_B0+	B71	LVDS Channel B differential pairs	O LVDS		
LVDS_B0-	B72	·			
LVDS_B1+	B73				
LVDS_B1-	B74				
LVDS_B2+	B75				
LVDS_B2-	B76				
LVDS_B3+	B77				
LVDS_B3-	B78				
LVDS_B_CK+	B81	LVDS Channel B differential clock	O LVDS		
LVDS_B_CK-	B82				
LVDS_VDD_EN	A77	LVDS panel power enable	O 3.3 V	PD 100 kΩ	
LVDS_BKLT_EN	B79	LVDS panel backlight enable	O 3.3 V	PD 100 kΩ	
LVDS_BKLT_CTRL	B83	LVDS panel backlight brightness control	O 3.3 V	PD 100 kΩ	
LVDS_I2C_CK	A83	DDC lines used for flat panel detection and control	I/O 3.3 V	PU 2.2 kΩ	PU for LVDS support (default)
		·		3.3 V	
LVDS_I2C_DAT	A84	DDC lines used for flat panel detection and control	I/O 3.3 V	PU 2.2 kΩ	PU for LVDS support (default)
		·		3.3 V	

Note

- 1. The LVDS interface is multiplexed with eDP interface.
- 2. The BIOS supports LVDS by default. For eDP support, go to Advanced -> Graphics -> Active LFP Configuration in the BIOS setup menu and select "eDP".
- 3. The LVDS/eDP interface does not support both LVDS and eDP signals at the same time.

Table 26 SATA Signal Descriptions

Signal	Pin #	Description	1/0	PU/PD	Comment
SATA0_RX+	A19	SATA channel 0, receive input differential pair	I SATA		Shared with PCIe lane 7 and configurable via the
SATA0_RX-	A20				BIOS setup menu
SATA0_TX+	A16	SATA channel 0, transmit output differential pair	O SATA		
SATA0_TX-	A17				
SATA1_RX+	B19	SATA channel 1, receive input differential pair	I SATA		Shared with PCIe lane 6 and configurable via the
SATA1_RX-	B20				BIOS setup menu
SATA1_TX+	B16	SATA channel 1, transmit output differential pair	O SATA		
SATA1_TX-	B17				
SATA2_RX+	A25	SATA channel 2, receive input differential pair	I SATA		Not connected
SATA2_RX-	A26				
SATA2_TX+	A22	SATA channel 2, transmit output differential pair	O SATA		
SATA2_TX-	A23				
SATA3_RX+	B25	SATA channel 3, receive input differential pair	I SATA		Not connected
SATA3_RX-	B26				
SATA3_TX+	B22	SATA channel 3, transmit output differential pair	O SATA		
SATA3_TX-	B23				
(S)ATA_ACT#	A28	SATA activity indicator, active low	O 3.3 V		



The shared signals support SATA by default.

Table 27 USB 3.x Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
USB0+	A46	USB Port 0, data + or D+	I/O		
USB0-	A45	USB Port 0, data - or D-	I/O		
USB1+	B46	USB Port 1, data + or D+	I/O		
USB1-	B45	USB Port 1, data - or D-	I/O		
USB2+	A43	USB Port 2, data + or D+	I/O		
USB2-	A42	USB Port 2, data - or D-	I/O		
USB3+	B43	USB Port 3, data + or D+	I/O		
USB3-	B42	USB Port 3, data - or D-	I/O		
USB4+	A40	USB Port 4, data + or D+	1/0		
USB4-	A39	USB Port 4, data - or D-	I/O		
USB5+	B40	USB Port 5, data + or D+	I/O		
USB5-	B39	USB Port 5, data - or D-	I/O		
USB6+	A37	USB Port 6, data + or D+	I/O		



Copyright © 2025 congatec GmbH TCML_ARLm001 61/77

Signal	Pin #	Description	I/O	PU/PD	Comment
USB6-	A36	USB Port 6, data - or D-	1/0		
USB7+	B37	USB Port 7, data + or D+	1/0		
USB7-	B36	USB Port 7, data - or D-	1/0		
USB_SSRX0+	C4	Additional receive signal differential pairs for the Superspeed USB data	I USB_SS		
USB_SSRX0-	C3	path			
USB_SSTX0+	D4	Additional transmit signal differential pairs for the Superspeed USB data	O USB_SS		
USB_SSTX0-	D3	path			
USB_SSRX1+	C7	Additional receive signal differential pairs for the Superspeed USB data	I USB_SS		
USB_SSRX1-	C6	path			
USB_SSTX1+	D7	Additional transmit signal differential pairs for the Superspeed USB data	O USB_SS		
USB_SSTX1-	D6	path			
USB_SSRX2+	C10	Additional receive signal differential pairs for the Superspeed USB data	I USB_SS		
USB_SSRX2-	C9	path			
USB_SSTX2+	D10	Additional transmit signal differential pairs for the Superspeed USB data	O USB_SS		
USB_SSTX2-	D9	path			
USB_SSRX3+	C13	Additional receive signal differential pairs for the Superspeed USB data	I USB_SS		
USB_SSRX3-	C12	path			
USB_SSTX3+	D13	Additional transmit signal differential pairs for the Superspeed USB data	O USB_SS		
USB_SSTX3-	D12	path			
USB_0_1_OC#	B44	USB over-current sense, USB ports 0 and 1. A pull-up for this line is	1	PU 10 kΩ	
		present on the module. An open drain driver from a USB current monitor on the carrier board may drive this line low.	3.3 VSB	3.3 VSB	
USB_2_3_OC#	A44	USB over-current sense, USB ports 2 and 3. A pull-up for this line is on the		PU 10 kΩ	
		module. An open drain driver from a USB current monitor on the carrier board may drive this line low	3.3 VSB	3.3 VSB	
USB_4_5_OC#	B38	USB over-current sense, USB ports 4 and 5. A pull-up for this line shall be	I	PU 10 kΩ	
		present on the module. An open drain driver from a USB current monitor	3.3 VSB	3.3 VSB	
		on the carrier board may drive this line low.			
USB_6_7_OC#	A38	USB over-current sense, USB ports 6 and 7. A pull-up for this line shall be	1	PU 10 kΩ	
		present on the module. An open drain driver from a USB current monitor	3.3 VSB	3.3 VSB	
LICDO LIOCT	D 40	on the carrier board may drive this line low.	1		N
USB0_HOST_ PRSNT	B48	Module USB client may detect the presence of a USB host on USB0. A high values indicates that a host is present.	1 3.3 VSB		Not connected
	1 10			DD 400	
RSMRST_OUT#	A48	USB devices that are to be powered in the S5 / S4 / S3 suspend states should not have their 5V VBUS power enabled before RSMRST_OUT#	O 3.3 VSB	PD 100 kΩ	
		transitions to the high state.		K77	
-		Landidono to the high state.			



Table 28 USB4 Support Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
USB4_1_SSTX0+	D26	High speed USB4 port 1, data transmit pairs 0			DDI1 by default. USB4
USB4_1_SSTX0-	D27	The pins are shared with DDI1_PAIR0+ and DDI1_PAIR0			requires a different BIOS firmware. See section 5.6.3 "USB4" for more
USB4_1_SSRX0+	D29	High speed USB4 port 1, data receive pairs 0	USB_SS		
USB4_1_SSRX0-	D30	The pins are shared with DDI1_PAIR1+ and DDI1_PAIR1 For 4-lane DP Alternate Mode, these RX lines are repurposed as DP TX lines per the USB4 specification.			information.
USB4_1_SSTX1+	D32	High speed USB4 port 1, data transmit pairs 1	USB_SS		
USB4_1_SSTX1-	D33	The pins are shared with DDI1_PAIR2+ and DDI1_PAIR2			
USB4_1_SSRX1+	D36	High speed USB4 port 1 data receive pairs 1	USB_SS		
USB4_1_SSRX1-	D37	The pins are shared with DDI1_PAIR3+ and DDI1_PAIR3			
		For 4-lane DP Alternate Mode, these RX lines are repurposed as DP TX lines per the USB4 specification.			
USB4_1_LSTX	C15	Sideband TX interface for USB4 port 1 alternate mode "Low Speed" asynchronous serial TX line. The pin is shared with DDI1_PAIR5+.	O 3.3 V	PD 1 MΩ	
USB4_1_LSRX	C16	Sideband RX interface for USB4 port 1 alternate mode "Low Speed" asynchronous serial RX line. The pin is shared with DDI1_PAIR5	1 3.3 V	PD 1 MΩ	
USB1_AUX+	D15	DisplayPort Aux channel for USB4 port 1 DP mode. Pins are shared with DDI_	Bi-Dir	PD 100 kΩ	
USB1_AUX-	D16	CTRLCLK_AUX+ and DDI_CTRLDATA_AUX	LV_DIFF		
USB4_2_SSTX0+	D39	High speed USB4 port 2, data transmit pairs 0.	USB_SS		
USB4_2_SSTX0-	D40	The pins are shared with DDI2_PAIR0+ and DDI2_PAIR0			
USB4_2_SSRX0+	D42	High speed USB4 port 2, data receive pairs 0.	USB_SS		DDI2 by default. USB4
USB4_2_SSRX0-	D43	The pins are shared with DDI2_PAIR1+ and DDI2_PAIR1 For 4-lane DP Alternate Mode, these RX lines are repurposed as DP TX lines per the USB4 specification.			requires a different BIOS firmware. See section 5.6.3 "USB4" for more
USB4_2_SSTX1+	D46	High speed USB4 port 2, data transmit pairs 1.	USB_SS		information.
USB4_2_SSTX1-	D47	The pins are shared with DDI2_PAIR2+ and DDI2_PAIR2			
USB4_2_SSRX1+	D49	High speed USB4 port 2, data receive pairs 1.	USB_SS		
USB4_2_SSRX1-	D50	The pins are shared with DDI2_PAIR3+ and DDI2_PAIR3			
		For 4-lane DP Alternate Mode, these RX lines are repurposed as DP TX lines per the USB4 specification.			
USB4_2_LSTX	C35	Sideband TX interface for USB4 port 2 alternate mode "Low Speed" asynchronous serial TX line	O 3.3 V	PD 1 MΩ	



USB4_2_LSRX	D35	Sideband RX interface for USB4 port 2 alternate mode "Low Speed" asynchronous serial RX line	13.3 V	PD 1 ΜΩ
USB2_AUX+	C32	DisplayPort Aux channel for USB4 port 2 DP mode.	Bi-Dir	PD 100 kΩ
USB2_AUX-	C33	The pins are shared with DDI2_CTRLCLK_AUX+ and DDI2_CTRLDATA_AUX	LV_DIFF	
SML0_CLK	C25	Clock lines for System Management Links 0. The pin is shared with DDI1_PAIR4+. SML0 is used to support carrier USB4 re-timers	Bi-Dir OD 3.3 VSB	PU 2.2 kΩ 3.3 VSB
SML0_DAT	C26	Data line for I2C data based System Management Links between chipset masters and carrier. The pin is shared with DDI1_PAIR4 SML0 is used to control the carrier based USB re-timers.	Bi-Dir OD 3.3 VSB	PU 2.2 kΩ 3.3 VSB
SML1_CLK	C27	Clock lines for System Management Links 1. SML1 is used to support carrier USB Power Delivery (PD) controller	Bi-Dir OD 3.3 VSB	PU 2.2 kΩ 3.3 VSB
SML1_DAT	C28	Data line for I2C data based System Management Links between chipset masters and carrier. SML1 controls the carrier based USB Power Delivery controller.	Bi-Dir OD 3.3 VSB	PU 2.2 kΩ 3.3 VSB
USB4_PD_I2C_CLK	C29	I2C clock line between module based Embedded Controller master and carrier based USB Power Delivery Controller slave. The pin is shared with DDI1_PAIR5+.	Bi-Dir OD 3.3 V	PU 2.2 kΩ 3.3 VSB
USB4_PD_I2C_DAT	C30	I2C data line between module based Embedded Controller master and carrier based USB Power Delivery Controller slave. The pin is shared with DDI1_PAIR5	Bi-Dir OD 3.3 VSB	PU 2.2 kΩ 3.3 VSB
USB4_RT_ENA	C17	Power Enable for carrier based USB Retimers. Sourced from chipset GPO "USB Re- Timer Enable"	O 3.3 V	PD 10 kΩ
USB4_PD_I2C_ ALERT#	D17	Active low alert signal from USB Power Delivery controller to the module Embedded Controller	1 3.3 VSB	PU 100 KΩ 3.3 VSB
PMCALERT#	D18	Active low alert signal associated with the SML1 System Management link, from the carrier based USB Power Delivery controller	I 3.3 VSB	PU 10 KΩ 3.3 V



By default, the conga-TC750 is shipped with the BIOS firmware that supports DDI on the shared interface (TCMLR3xx). For USB4 support, you a custom BIOS (see section 5.6.3 "USB4") . For more information, contact your local sales representative.

Table 29 NBASE-T Ethernet Signal Descriptions

Gigabit Ethernet	Pin #	Description				I/O	PU/PD	Comment
GBE0_MDI0+	A13		Controller 0: Media De			I/O Analog		
GBE0_MDI0-	A12		I can operate in 1000,	100, and 10 Mb/s m	nodes or in 2.5			
GBE0_MDI1+	A10	Gbps modes.						
GBE0_MDI1- GBE0_MDI2+	A9 A7	Cama maira ara ur	augad in agma madaa	according to the fo	المستمير			
GBE0_MDI2+	A6	Some pairs are ur	nused in some modes 1000BASE-T	100BASE-TX	10BASE-T	_		
GBE0_MDI3+	A3		2.5GBASE-T	TOUBASE-TA	TUBASE-T			
GBE0_MDI3-	A2	MDI[0]+/-	B1_DA+/-	TX+/-	TX+/-			
		MDI[1]+/-	B1_DB+/-	RX+/-	RX+/-			
		MDI[2]+/-	B1_DC+/-					
		MDI[3]+/-	B1_DD+/-					
GBE0_ACT#	B2	Gigabit Ethernet	Controller 0 activity in	dicator, active low		OD 3.3 VSB		
GBE0_LINK# 1, 2	A8	Gigabit Ethernet	Controller 0 link indica	itor, active low		OD 3.3 VSB		
GBE0_LINK_MID#	A4		Controller MID Speed			OD 3.3 VSB		
			1 Express Rev. 3.0). If a					
			the maximum speed s					
			ities of the Ethernet co ossible lower link spee		ignal might not			
GBE0_LINK_MAX#	A5	-	Controller MAX Speed		vo low (GREO	OD 3.3 VSB		
ODLO_LIIVIK_IVIAX#	AJ		M Express Rev 3.0). If a			00 3.3 436		
			eed supported by the					
GBE0_CTREF	A14		e for carrier board Ethe		gnetics center tap.	REF		Not connected
		The reference vol	tage is determined by	the requirements of	of the module PHY			
			w as 0 V and as high as					
			mited on the module.					
			d, the current shall be					
GBE0_SDP	A49		Controller 0 Software- t such as a 1 pps signa		also be used for	I/O 3.3 VSB		Signal is provided by the Intel i226 controller



^{1.} The GBE0_LINK# output is not active during a 10 Mb and 100 Mb connection. It is only active during a 1 Gb or 2.5 Gb connection. This is a limitation of Ethernet controller since it has only three LED outputs.

^{2.} The GBE0_LINK# signal is a logic AND of the GBE0_LINK_MID# and GBE0_LINK_MAX# signals on the conga-TC750 module.

Table 30 High Definition Audio Signals Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
HDA_RST#	A30	Reset output to codec; active low	O 3.3 V		
HDA_SYNC	A29	Sample-synchronization signal to the codec(s)	O 3.3 V		
HDA_BITCLK	A32	Serial data clock generated by the external codec(s)	O 3.3 V		
HDA_SDOUT	A33	Serial TDM data output to the codec	O 3.3 V		
HDA_SDIN0	B30	Serial TDM data input from codec 0	I/O 3.3 V	PD 100 kΩ	
HDA_SDIN1/	B29	Serial TDM data input from codec 1	I/O 3.3 V	PD 100 kΩ	
SNDW0_DAT 1		Alternative use as Soundwire bi-directional data line	I/O 1.8 V		Not supported
HDA_SDIN2/	B28	Serial TDM data input from codec 2	I/O 3.3 V		Not supported
SNDW0_CLK ¹		Alternative use as Soundwire bi-directional clock line	I/O 1.8 V		



^{1.} The conga-TC750 does not support Soundwire.

Table 31 LPC Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
LPC_AD0	B4	LPC Mode: LPC multiplexed address, command and data bus	I/O 3.3 V	PU 20 kΩ 3.3 V	
LPC_AD1	B5				
LPC_AD2	B6				
LPC_AD3	B7				
LPC_FRAME#	В3	LPC Mode: LPC Frame indicates the start of a LPC cycle	O 3.3 V		
LPC_CLK	B10	LPC Mode: LPC clock output, 33MHz	O 3.3 V		
LPC_DRQ0#	B8	LPC Mode: LPC serial DMA request	I 3.3 V	PU 100 kΩ 3.3 V	Not supported
LPC_DRQ1#	B9				
LPC_SERIRQ	A50	LPC Mode: LPC serial interrupt	I/O 3.3 V	PU 10 kΩ 3.3 V	
SUS_STAT#	B18	LPC Mode: Indicates imminent suspend operation. It is used to notify LPC devices that a low power state will be entered soon. LPC devices may need to preserve memory or isolate outputs during the low power state.	O 3.3 V		
ESPI_EN# ^{1,}	B47	This signal is used by the carrier to indicate the operating mode of the LPC/eSPI bus. If left unconnected on the carrier, LPC mode (default) is selected. If pulled to GND on the carrier, eSPI mode is selected. This signal is pulled to a logic high on the module through a resistor. The carrier should only float this line or pull it low.	I		Not connected





^{1.} The conga-TC750 does not support ESPI mode.

Table 32 SPI BIOS Flash Interface Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
SPI_CS#	B97	Chip select for carrier board SPI BIOS flash	O 1.8 VSB		
				1.8 VSB	
SPI_MISO	A92	Data in to module from carrier board SPI BIOS flash	I 1.8 VSB		
SPI_MOSI	A95	Data out from module to carrier board SPI BIOS flash	O 1.8 VSB		
SPI_CLK	A94	Clock from module to carrier board SPI BIOS flash	O 1.8 VSB		
SPI_POWER	A91	Power source for carrier board SPI BIOS flash. SPI_POWER shall be used to power	1.8 VSB		
		SPI BIOS flash on the carrier only.			
BIOS_DIS0#	A34	Selection strap to determine the BIOS boot device	I 3.3 VSB	PU 10 kΩ	
				3.3 VSB	
BIOS_DIS1#	B88		I 3.3 VSB	PU 10 kΩ	
		Express Module Base Specification 3.1 for strapping options of BIOS disable signals.		3.3 VSB	

Table 33 Miscellaneous Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
I2C_CK	B33	General purpose I ² C port clock output/input	I/O OD 3.3 VSB	PU 2.2 kΩ 3.3 VSB	
I2C_DAT	B34	General purpose I ² C port data I/O line	I/O 3.3 V	PU 2.2 kΩ 3.3 VSB	
SPKR	B32	Output for audio enunciator, the "speaker" in PC-AT systems	O 3.3 V		Not supported by default
WDT	B27	Output indicating that a watchdog time-out event has occurred	O 3.3 V	PD 100 kΩ	
FAN_PWMOUT 1	B101	Fan speed control. Uses the Pulse Width Modulation (PWM) technique to control the fan's RPM.	O OD 3.3 V		
FAN_TACHIN 1	B102	Fan tachometer input	IOD	PU 47.5 kΩ 3.3 V	Requires a fan with a two pulse output
TPM_PP	A96	Physical Presence pin of Trusted Platform Module (TPM). Active high. TPM chip has an internal pull-down. This signal is used to indicate Physical Presence to the TPM.	I 3.3 V	PD 1 kΩ	Not supported



^{1.} Pins are protected on the module by a series schotty diode.

Table 34 General Purpose I/O Signal Descriptions

Signal	Pin #	Description	1/0	PU/PD	Comment
GPO0	A93	General purpose output pins	O 3.3 V		
GPO1	B54		O 3.3 V		
GPO2	B57		O 3.3 V		
GPO3	B63		O 3.3 V		
GPI0	A54	General purpose input pins (bidrectional signal).	I 3.3 V	PU 10 kΩ 3.3 V	
GPI1	A63	Pulled high internally on the module.	I 3.3 V	PU 10 kΩ 3.3 V	
GPI2	A67		I 3.3 V	PU 10 kΩ 3.3 V	
GPI3	A85		I 3.3 V	PU 10 kΩ 3.3 V	



The conga-TC750 does not support SDIO.

Table 35 Power and System Management Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
PWRBTN#	B12	Power button to bring system out of S5 (soft off), active on falling edge	I 3.3 VSB	PU 100 kΩ 3.3 VSB	Active in S5e state
		Note: For proper detection, assert a pulse width of at least 16 ms			
SYS_RESET#	B49	Reset button input. Active low input. Edge triggered. System will not be held in	I 3.3 VSB	PU 10 kΩ 3.3 VSB	
		hardware reset while this input is kept low.			
		Note: For proper detection, assert a pulse width of at least 16 ms.			
CB_RESET#	B50	Reset output from module to Carrier Board. Active low. Issued by module chipset	O 3.3 VSB	PD 100 kΩ	
		and may result from a low SYS_RESET# input, a low PWR_OK input, a VCC_12V			
		power input that falls below the minimum specification, a watchdog timeout, or			
		may be initiated by the module software.			
PWR_OK	B24	Power OK from main power supply. A high value indicates that the power is good	I 3.3 VSB		Set by resistor divider to accept 3.3 V
SUS_STAT#	B18	Indicates imminent suspend operation; used to notify LPC devices	O 3.3 VSB		
SUS_S3#	A15	Indicates system is in Suspend to RAM state. Active-low output. An inverted copy	O 3.3 VSB	PD 100 kΩ	
		of SUS_S3# on the carrier board (also known as "PS_ON") may be used to enable			
		the non-standby power on a typical ATX power supply.			
SUS_S4#	A18	Indicates system is in Suspend to Disk state. Active low output	O 3.3 VSB		
SUS_S5#	A24	Indicates system is in Soft Off state	O 3.3 VSB		
WAKE0#	B66	PCI Express wake up signal	1 3.3 VSB	PU 1 kΩ 3.3 VSB	
WAKE1#	B67	General purpose wake up signal. May be used to implement wake-up on PS/2	1 3.3 VSB	PU 10 kΩ 3.3 VSB	
		keyboard or mouse activity.			
BATLOW#	A27	Battery low input. This signal may be driven low by external circuitry to signal that	1 3.3 VSB	PU 10 kΩ 3.3 VSB	
		the system battery is low, or may be used to signal some other external power-			
		management event.			



Signal	Pin #	Description	I/O	PU/PD	Comment
LID# 1	A103	Lid switch. Used by the ACPI operating system for a LID switch.	I 3.3 VSB	PU 47.5 kΩ 3.3	
		Note: For proper detection, assert a pulse width of at least 16 ms.		VSB	
SLEEP# 1	B103	Sleep button. Used by the ACPI operating system to bring the system to sleep	I 3.3 VSB	PU 100 kΩ 3.3 VSB	Active in S5e state
		state or to wake it up again.			
		Note: For proper detection, assert a pulse width of at least 16 ms.			



^{1.} Pins are protected on the module by a series schotty diode.

Table 36 Rapid Shutdown Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
RAPID_	C67	Trigger for Rapid Shutdown. Must be driven to 5V though a <=50 ohm source	I 3.3 V	PD 100 kΩ	Not supported
SHUTDOWN		impedance for ≥ 20 µs.	or 5 V		



The conga-TC750 does not support Rapid Shutdown.

Table 37 Thermal Protection Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
THRM#	B35	Input from off-module temp sensor indicating an over-temp situation	I 3.3 V	PU 10 kΩ 3.3 V	
THRMTRIP#	A35	Active low output indicating that the CPU has entered thermal shutdown	O 3.3 V		

Table 38 SMBus Signal Description

Signal	Pin #	Description	1/0	PU/PD	Comment
SMB_CK	B13	System Management Bus bidirectional clock line.	I/O 3.3 VSB	PU 4.7 kΩ 3.3 VSB	
SMB_DAT#	B14	System Management Bus bidirectional data line.	I/O OD 3.3 VSB	PU 4.7 kΩ 3.3 VSB	
SMB_ALERT# 1		System Management Bus Alert – active low input can be used to generate an SMI# (System Management Interrupt) or to wake the system.	I 3.3 VSB	PU 10 kΩ 3.3 VSB	Active in S5e state





^{1.} Bootstrap pin

Table 39 General Purpose Serial Interface Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
SERO_TX 1, 2	A98	General purpose serial port transmitter	O 3.3 V		
SER1_TX 1, 2	A101	General purpose serial port transmitter	O 3.3 V		
SERO_RX ¹	A99	General purpose serial port receiver	I 3.3 V	PU 47.5 kΩ 3.3 V	
SER1_RX ¹	A102	General purpose serial port receiver	I 3.3 V	PU 47.5 kΩ 3.3 V	



^{1.} Pins are protected on the module by a series schotty diode.

Table 40 General Purpose SPI Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
GP_SPI_CS#	C45	Chip select from module's SPI master to carrier's SPI slave	O 3.3 VSB	PU 10 kΩ 3.3 VSB	
GP_SPI_MISO	B98	Serial data into module SPI master from the carrier SPI slave ("Master In Slave Out")	I 3.3 VSB	PU 10 kΩ 3.3 VSB	
GP_SPI_MOSI	A86	Serial data from the module SPI master to the carrier SPI slave ("Master Out Slave In")	O 3.3 VSB		
GP_SPI_CK	B99	Clock from the module SPI master to carrier SPI slave	O 3.3 VSB		

^{2.} Pull-down resistor is required on the carrier board for proper logic level.

Table 41 Module Type Definition Signal Description

Signal	Pin #	Descriptio	n			I/O	Comment	
TYPE0# TYPE1# TYPE2#	C54 C57 D57	module. The pins are		to either ground (G	ut type that is implemented on the ND) or are no-connects (NC). For pinout	PDS	TYPE[0:2]# signals are available on all modules following the Type 2-6 Pinout standard. The conga-TC750 is based on the	
		TYPE2#	TYPE1#	TYPE0#		-	COM Express Type 6 pinout therefore the pins 0 and 1 are not connected	
		pins and kee	ps power off (e.g de	eactivates the ATX_0	Pinout Type 1 Pinout Type 2 Pinout Type 3 (no IDE) Pinout Type 4 (no PCI) Pinout Type 5 (no IDE, no PCI) Pinout Type 6 (no IDE, no PCI) Ogic that monitors the module 'TYPE' ON signal for an ATX power supply) if an		and pin 2 is connected to GND.	
		incompatible module pin-out type is detected. The carrier board logic may also implement a fault indicator such as an LED.						
TYPE10#	A97	Dual use pin. Indicates to the carrier board that a Type 10 module is installed. Indicates to the carrier that a Rev. 1.0/2.0 module is installed. TYPE10#				PDS	Not connected to indicate "Pinout R2.0".	
		NC PD 12V		Pinout R2.0 Pinout Type Pinout R1.0	10 pull down to ground with 4.7k resistor			
			This pin is reclaimed from VCC_12V pool. In R1.0 modules this pin will connect to other VCC_12V pins.					
		by the prese		oin. R2.0 module Typ	1-6. A carrier can detect a R1.0 module pes 1-6 will no-connect this pin. Type 10 Ω resistor.			



Table 42 Power and GND Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
VCC_12V	A104-A109 B104-B109 C104-C109 D104-D109	Primary power input: +12V nominal. All available VCC_12V pins on the connector(s) shall be used.	P		
VCC_5V_SBY	B84-B87	Standby power input: +5.0V nominal. If VCC5_SBY is used, all available VCC_5V_SBY pins on the connector(s) shall be used. Only used for standby and suspend functions. May be left unconnected if these functions are not used in the system design.	P		
VCC_RTC	A47	Real-time clock circuit-power input. Nominally +3.0V.	Р		
GND	A1, A11, A21, A31, A41, A51, A57, A60, A66, A70, A80, A90, A100, A110, B1, B11, B21, B31, B41, B51, B60, B70, B80, B90, B100, B110 C1, C2, C5, C8, C11, C14, C21, C31, C41, C51, C60, C70, C73, C76, C80, C84, C87, C90, C93, C96, C100, C103, C110, D1, D2, D5, D8, D11, D14, D21, D31, D41, D51, D60, D67, D70, D73, D76, D80, D84, D87, D90, D93, D96, D100, D103, D110	Ground: DC power and signal and AC signal return path. All available GND connector pins shall be used and tied to Carrier Board GND plane.	P		

8.2 Bootstrap Signals

Table 43 Bootstrap Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
SMB_ALERT#	B15	System Management Bus Alert – active low input can be used to generate an SMI# (System Management Interrupt) or to wake the system.	I 3.3 VSB	PU 10 kΩ 3.3 VSB	Active in S5e state



Caution

- 1. The signals listed in the table above are used as chipset configuration straps during system reset. In this condition (during reset), they are inputs that are pulled to the correct state by either COM Express™ internally implemented resistors or chipset internally implemented resistors that are located on the module.
- 2. No external DC loads or external pull-up or pull-down resistors should change the configuration of the signals listed in the above table. External resistors may override the internal strap states and cause the COM Express™ module to malfunction and/or cause irreparable damage to the module.

9 System Resources

9.1 I/O Address Assignment

The I/O address assignment of the conga- TC750 module is functionally identical with a standard PC/AT.



The BIOS assigns PCI and PCI Express I/O resources from FFF0h downwards. Non-PnP/PCI/PCI Express compliant devices must not use I/O resources in that area.

9.1.1 LPC Bus

On the conga-TC750, the PCI Express bus acts as the subtractive decoding agent. All I/O cycles that are not positively decoded are forwarded to the PCI bus. Only specified I/O ranges are forwarded to the LPC bus. In the congatec embedded BIOS, the following I/O address ranges are sent to the LPC bus:

E00h - EFFh (always used internally by the congatec board controller)

9.2 PCIe Configuration Space Map

The table below illustrates the configuration space mapping according to comExpress specification 3.1 to get a rich view of pciE topology.

Table 44 PCI Configuration Space Map

Bus Number (hex)	Device Number (hex)	Function Number (hex)	Description	Comment
00h	00h	00h	Host and DRAM Controller	
00h	01h	00h	PEG10	Connector PEG x16 [0–7]
00h	02h	00h	Integrated Graphics Device	
00h	04h	00h	Dynamic Tuning Technology	
00h (Note2)	06h	00	PCI Express Root Port 9 – GbE	
00h	07h	00h	Integrated Thunderbolt PCI Express Root Port 0	
00h	07h	01h	Integrated Thunderbolt PCI Express Root Port 1	
00h	08h	00h	Gaussian & Neural-Network Accelerator	



00h	0Ah	00h	Platform Monitoring Technology	
00h	0Dh	00h	Integrated Thunderbolt USB3 xHCI Controller	
00h	0Dh	02h	Integrated Thunderbolt DMA Controller 0	
00h	14h	00h	USB3 xHCl Controller	
00h	14h	02h	Shared SRAM Controller	
00h ¹	16h	00h	Management Engine (ME) Interface 1	
00h ¹	16h	01h	Intel ME Interface 2	
00h ¹	16h	02h	ME IDE Redirection (IDE-R) Interface	
00h ¹	16h	03h	ME Keyboard and Text (KT) Redirection	
00h ¹	16h	04h	Intel ME Interface 3	
00h ¹	16h	05h	Intel ME Interface 4	
00h	17h	00h	SATA Controller	
00h ²	1Ch	00h	PCI Express Root Port 1 operating in x1 mode	Connector PCIE port 7
00h ²	1Ch	01h	PCI Express Root Port 2 operating in x1 mode	Connector PCIE port 6
00h ²	1Ch	02h	PCI Express Root Port 3 operating in x1 mode	Connector PCIE port 5
00h ²	1Ch	03h	PCI Express Root Port 4 operating in x1 mode	Connector PCIE port 4
00h ²	1Ch	04h	PCI Express Root Port 5 operating in x4 mode	Connector PCIE port 0-3
00h ²	1Ch	04h	PCI Express Root Port 5 operating in x1 mode	Connector PCIE port 0
00h ²	1Ch	05h	PCI Express Root Port 6 operating in x1 mode	Connector PCIE port 1
00h ²	1Ch	06h	PCI Express Root Port 7 operating in x1 mode	Connector PCIE port 2
00h ²	1Ch	07j	PCI Express Root Port 8 operating in x1 mode	Connector PCIE port 3
00h	1Fh	00h	PCI to eSPI Bridge	
00h	1Fh	03h	Intel® High Definition Audio	
00h	1Fh	04h	SMBus Controller	
00h	1Fh	05h	SPI Flash Controller	
01h ³	00h	00h	PCIe Device connected to PEG Root Port 1:0	
03h - 2ch	00h	00h	Reserved for PCIe topology connected to Thunderbolt Port 0. In setup menu, under Advanced -> Platform Settings -> TCSS Platform Settings -> Thunderbolt Configuration -> Integrated Thunderbolt Configuration -> ITBT Root Port Configuration, specify the number of extra buses reserved per Thunderbolt Port. The default is 42 decimal buses for each port.	іТВТ 0
2dh	00h	00h	Upstream Port of PCI Express switch	
2eh	01h	00h	Downstream Port of PCI Express switch	
2eh	04h	00h	Integrated Thunderbolt Controller iTBT	



30h	00h	00h	Upstream Port of PCI Express switch	iTBT 1
31h	01h	00h	Downstream Port of PCI Express switch	
31h	04h	00h	Integrated Thunderbolt Controller iTBT	
32h – 56h			Reserved for PCIe topology connected to Thunderbolt Port 1	
57h			Remaining PCIe devices	



Internal PCI devices not connected to the conga-TC750 are not listed.



- ^{1.} In the standard configuration, the Intel Management Engine (ME) related devices are partly present or not present at all.
- ^{2.} The PCI Express ports are visible only if a device is attached to the PCI Express slot on the carrier board.
- ^{3.} The able represents a case when a single function PCI/PCIe device is connected to all possible slots on the carrier board. The given bus numbers will change based on actual hardware configuration.



10 BIOS Setup Description

The BIOS setup description of the conga-TC750 can be viewed without having access to the module. However, access to the restricted area of the congatec website is required in order to download the necessary tool (CgMlfViewer) and Menu Layout File (MLF).

The MLF contains the BIOS setup description of a particular BIOS revision. The MLF can be viewed with the CgMlfViewer tool. This tool offers a search function to quickly check for supported BIOS features. It also shows where each feature can be found in the BIOS setup menu.

For more information, read the application note "AN42 - BIOS Setup Description" available at www.congatec.com.



If you do not have access to the restricted area of the congatec website, contact your local congatec sales representative.

10.1 Navigating the BIOS Setup Menu

The BIOS setup menu shows the features and options supported in the congatec BIOS. To access and navigate the BIOS setup menu, press the or <F2> key during POST. The right frame displays the key legend. Above the key legend is an area reserved for text messages. These text messages explain the options and the possible impacts when changing the selected option in the left frame.

10.2 BIOS Versions

The BIOS displays the BIOS project name and the revision code during POST, and on the main setup screen. The initial production BIOS for conga-TC750 is identified as TCMLR3xx (DDI support) or TCMLR1xx (USB4 support), where:

- R is the identifier for a BIOS ROM file
- 3 (or 1) is the feature number for BIOS firmware with DDI support
- 1 is the feature number for custom BIOS firmware with USB4 support
- xx is the major and minor revision number

The binary size for TCMLRxxx is 64 MB.



10.3 Updating the BIOS

BIOS updates are recommeded to correct platform issues or enhance the feature set of the module. The conga-TC750 features a congatec/AMI AptioEFI firmware on an onboard flash ROM chip. You can update the firmware with the congatec System Utility. The utility has four versions—UEFI shell, Win32 command line, Win32 GUI, and Linux version.

For more information about "Updating the BIOS" refer to the user's guide for the congatec System Utility "CGUTLm1x.pdf" on the congatec website at www.congatec.com.



Caution

We recommend to use only the UEFI shell for critical updates.

10.3.1 Update from External Flash

For instructions on how to update the BIOS from external flash, refer to the AN7_External_BIOS_Update.pdf application note on the congatec website at www.congatec.com.

10.4 Supported Flash Devices

The conga-TC750 supports:

• GigaDevice GD25LB512MFYIGR (64 MB, 1.8 V)

The flash device can be used on the carrier board to support external BIOS. For more information about external BIOS support, refer to the Application Note "AN7_External_BIOS_Update.pdf" on the congatec website at http://www.congatec.com.

