Qseven® conga-QAF

AMD G-Series Processor with AMD A55E Controller Hub

User’s Guide

Revision 1.2
## Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date (yyyy.mm.dd)</th>
<th>Author</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>2012.04.26</td>
<td>GDA</td>
<td>• Official release.</td>
</tr>
</tbody>
</table>
| 1.1      | 2013.04.09        | AEM    | • Added Microsoft Windows 8 support in section 1.2 “Supported Operating System”.  
• Changed maximum torque rating for heatspreader screws in section 3.1 “Heatspreader Dimensions” and added a caution statement.  
• Added additional conga-QAF variants in "Options Information" and section 1.1 “Feature List”.  
• Added the inrush and maximum peak current values in section 4.15 “Power Control”  
• Updated section 9 “BIOS Setup Description”.  
• Added section 10.1 “Supported Flash Devices”. Updated the whole document. |
| 1.2      | 2018.06.25        | BEU    | • Added section 1 “Introduction”. Moved Qseven concept and conga-QAF options information to section 1 “Introduction”.  
• Added note about windows CE 6 support in section 2.2 “Supported Operating Systems”.  
• Updated new heatspreader in section 4.1 “Heatspreader Dimensions”.  
• Added note about the PWRBTN# rising edge in section 5.15 “Power Control”. |
Preface

This user’s guide provides information about the components, features, connector and BIOS Setup menus available on the conga-QAF. It is one of three documents that should be referred to when designing a Qseven® application. The other reference documents that should be used include the following:

- Qseven® Design Guide
- Qseven® Specification

The links to these documents can be found on the congatec AG website at www.congatec.com

Disclaimer

The information contained within this user’s guide, including but not limited to any product specification, is subject to change without notice.

congatec AG provides no warranty with regard to this user’s guide or any other information contained herein and hereby expressly disclaims any implied warranties of merchantability or fitness for any particular purpose with regard to any of the foregoing. congatec AG assumes no liability for any damages incurred directly or indirectly from any technical or typographical errors or omissions contained herein or for discrepancies between the product and the user’s guide. In no event shall congatec AG be liable for any incidental, consequential, special, or exemplary damages, whether based on tort, contract or otherwise, arising out of or in connection with this user’s guide or any other information contained herein or the use thereof.

Intended Audience

This user’s guide is intended for technically qualified personnel. It is not intended for general audiences.

Lead-Free Designs (RoHS)

All congatec AG designs are created from lead-free components and are completely RoHS compliant.

Electrostatic Sensitive Device

All congatec AG products are electrostatic sensitive devices and are packaged accordingly. Do not open or handle a congatec AG product except at an electrostatic-free workstation. Additionally, do not ship or store congatec AG products near strong electrostatic, electromagnetic, magnetic, or radioactive fields unless the device is contained within its original manufacturer's packaging. Be aware that failure to comply with these guidelines will void the congatec AG Limited Warranty.
Symbols

The following symbols are used in this user’s guide:

⚠️ **Warning**

*Warnings indicate conditions that, if not observed, can cause personal injury.*

⚠️ **Caution**

*Cautions warn the user about how to prevent damage to hardware or loss of data.*

話し *Note*

*Notes call attention to important information that should be observed.*

Copyright Notice

Copyright © 2012, congatec AG. All rights reserved. All text, pictures and graphics are protected by copyrights. No copying is permitted without written permission from congatec AG.

congatec AG has made every attempt to ensure that the information in this document is accurate yet the information contained within is supplied “as-is”.

Trademarks

Product names, logos, brands, and other trademarks featured or referred to within this user’s guide, or the congatec website, are the property of their respective trademark holders. These trademark holders are not affiliated with congatec AG, our products, or our website.
Warranty

congatec AG makes no representation, warranty or guaranty, express or implied regarding the products except its standard form of limited warranty ("Limited Warranty") per the terms and conditions of the congatec entity, which the product is delivered from. These terms and conditions can be downloaded from www.congatec.com. congatec AG may in its sole discretion modify its Limited Warranty at any time and from time to time.

The products may include software. Use of the software is subject to the terms and conditions set out in the respective owner’s license agreements, which are available at www.congatec.com and/or upon request.

Beginning on the date of shipment to its direct customer and continuing for the published warranty period, congatec AG represents that the products are new and warrants that each product failing to function properly under normal use, due to a defect in materials or workmanship or due to non conformance to the agreed upon specifications, will be repaired or exchanged, at congatec’s option and expense.

Customer will obtain a Return Material Authorization ("RMA") number from congatec AG prior to returning the non conforming product freight prepaid. congatec AG will pay for transporting the repaired or exchanged product to the customer.

Repaired, replaced or exchanged product will be warranted for the repair warranty period in effect as of the date the repaired, exchanged or replaced product is shipped by congatec, or the remainder of the original warranty, whichever is longer. This Limited Warranty extends to congatec’s direct customer only and is not assignable or transferable.

Except as set forth in writing in the Limited Warranty, congatec makes no performance representations, warranties, or guarantees, either express or implied, oral or written, with respect to the products, including without limitation any implied warranty (a) of merchantability, (b) of fitness for a particular purpose, or (c) arising from course of performance, course of dealing, or usage of trade.

congatec AG shall in no event be liable to the end user for collateral or consequential damages of any kind. congatec shall not otherwise be liable for loss, damage or expense directly or indirectly arising from the use of the product or from any other cause. The sole and exclusive remedy against congatec, whether a claim sound in contract, warranty, tort or any other legal theory, shall be repair or replacement of the product only.

Certification

congatec AG is certified to DIN EN ISO 9001:2008 standard.

Technical Support

congatec AG technicians and engineers are committed to providing the best possible technical support for our customers so that our products can be easily used and implemented. We request that you first visit our website at www.congatec.com for the latest documentation, utilities and drivers, which have been made available to assist you. If you still require assistance after visiting our website then contact our technical support department by email at support@congatec.com
## Terminology

<table>
<thead>
<tr>
<th>Term</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCI Express (PCIe)</td>
<td>Peripheral Component Interface Express – next-generation high speed Serialized I/O bus</td>
</tr>
<tr>
<td>ExpressCard</td>
<td>A PCMCIA standard built on the latest USB 2.0 and PCI Express buses.</td>
</tr>
<tr>
<td>PCI Express Mini Card</td>
<td>PCI Express Mini Card add-in card is a small size unique form factor optimized for mobile computing platforms.</td>
</tr>
<tr>
<td>SDIO card</td>
<td>SDIO (Secure Digital Input Output) is a non-volatile memory card format developed for use in portable devices.</td>
</tr>
<tr>
<td>USB</td>
<td>Universal Serial Bus</td>
</tr>
<tr>
<td>SATA</td>
<td>Serial AT Attachment: serial-interface standard for hard disks</td>
</tr>
<tr>
<td>HDA</td>
<td>High Definition Audio</td>
</tr>
<tr>
<td>S/PDIF</td>
<td>S/PDIF (Sony/Philips Digital Interconnect Format) specifies a Data Link Layer protocol and choice of Physical Layer specifications for carrying digital audio signals between devices and stereo components.</td>
</tr>
<tr>
<td>DDI</td>
<td>Digital Display Interface. DDI can operate as DisplayPort or HDMI or DVI.</td>
</tr>
<tr>
<td>DP</td>
<td>DisplayPort is an VESA's open digital communications interface.</td>
</tr>
<tr>
<td>HDMI</td>
<td>High Definition Multimedia Interface. HDMI supports standard, enhanced, or high-definition video, plus multi-channel digital audio on a single cable.</td>
</tr>
<tr>
<td>TMDS</td>
<td>Transition Minimized Differential Signaling. TMDS is a signaling interface defined by Silicon Image that is used for DVI and HDMI.</td>
</tr>
<tr>
<td>DVI</td>
<td>Digital Visual Interface is a video interface standard developed by the Digital Display Working Group (DDWG).</td>
</tr>
<tr>
<td>LPC</td>
<td>Low Pin-Count: a low speed interface used for peripheral circuits such as Super I/O controllers, which typically combine legacy device support into a single IC.</td>
</tr>
<tr>
<td>i²C Bus</td>
<td>Inter-Integrated Circuit Bus: is a simple two-wire bus with a software-defined protocol that was developed to provide the communications link between integrated circuits in a system.</td>
</tr>
<tr>
<td>SM Bus</td>
<td>System Management Bus: is a popular derivative of the i²C-bus.</td>
</tr>
<tr>
<td>SPI Bus</td>
<td>Serial Peripheral Interface is a synchronous serial data link standard named by Motorola that operates in full duplex mode.</td>
</tr>
<tr>
<td>CAN Bus</td>
<td>Controller-area network is a vehicle bus standard designed to allow microcontrollers and devices to communicate with each other within a vehicle without a host computer.</td>
</tr>
<tr>
<td>GbE</td>
<td>Gigabit Ethernet</td>
</tr>
<tr>
<td>LVDS</td>
<td>Low-Voltage Differential Signaling</td>
</tr>
<tr>
<td>SDVO</td>
<td>Serial Digital Video Out is a proprietary technology introduced by Intel® to add additional video signaling interfaces to a system.</td>
</tr>
<tr>
<td>DDC</td>
<td>Display Data Channel is an i²C bus interface between a display and a graphics adapter.</td>
</tr>
<tr>
<td>N.C.</td>
<td>Not connected</td>
</tr>
<tr>
<td>N.A.</td>
<td>Not available</td>
</tr>
<tr>
<td>T.B.D.</td>
<td>To be determined</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Page</th>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>9</td>
<td>System Resources</td>
<td>55</td>
</tr>
<tr>
<td>9.1</td>
<td>I/O Address Assignment</td>
<td>55</td>
</tr>
<tr>
<td>9.1.1</td>
<td>LPC Bus</td>
<td>55</td>
</tr>
<tr>
<td>9.2</td>
<td>Interrupt Request (IRQ) Lines</td>
<td>56</td>
</tr>
<tr>
<td>9.3</td>
<td>PCI Configuration Space Map</td>
<td>58</td>
</tr>
<tr>
<td>9.4</td>
<td>PCI Interrupt Routing Map</td>
<td>59</td>
</tr>
<tr>
<td>9.5</td>
<td>I²C Bus</td>
<td>60</td>
</tr>
<tr>
<td>9.6</td>
<td>SM Bus</td>
<td>60</td>
</tr>
<tr>
<td>10</td>
<td>BIOS Setup Description</td>
<td>61</td>
</tr>
<tr>
<td>10.1</td>
<td>Entering the BIOS Setup Program</td>
<td>61</td>
</tr>
<tr>
<td>10.1.1</td>
<td>Boot Selection Popup</td>
<td>61</td>
</tr>
<tr>
<td>10.2</td>
<td>Setup Menu and Navigation</td>
<td>61</td>
</tr>
<tr>
<td>10.3</td>
<td>Main Setup Screen</td>
<td>62</td>
</tr>
<tr>
<td>10.4</td>
<td>Advanced Setup</td>
<td>63</td>
</tr>
<tr>
<td>10.4.1</td>
<td>Graphics Configuration Submenu</td>
<td>63</td>
</tr>
<tr>
<td>10.4.2</td>
<td>Watchdog Configuration Submenu</td>
<td>65</td>
</tr>
<tr>
<td>10.4.3</td>
<td>PCI &amp;PCI Express Configuration Submenu</td>
<td>66</td>
</tr>
<tr>
<td>10.4.3.1</td>
<td>PIRQ Routing Submenu</td>
<td>68</td>
</tr>
<tr>
<td>10.4.4</td>
<td>ACPI Configuration Submenu</td>
<td>68</td>
</tr>
<tr>
<td>10.4.5</td>
<td>RTC Wake Settings Submenu</td>
<td>69</td>
</tr>
<tr>
<td>10.4.6</td>
<td>CPU Configuration Submenu</td>
<td>69</td>
</tr>
<tr>
<td>10.4.7</td>
<td>Chipset Configuration Submenu</td>
<td>70</td>
</tr>
<tr>
<td>10.4.8</td>
<td>Hardware Health Monitoring Submenu</td>
<td>71</td>
</tr>
<tr>
<td>10.4.9</td>
<td>SATA Configuration Submenu</td>
<td>72</td>
</tr>
<tr>
<td>10.4.10</td>
<td>USB Configuration Submenu</td>
<td>73</td>
</tr>
<tr>
<td>10.4.11</td>
<td>Super I/O Configuration Submenu</td>
<td>74</td>
</tr>
<tr>
<td>10.4.12</td>
<td>Serial Port Console Redirection</td>
<td>75</td>
</tr>
<tr>
<td>10.4.12.1</td>
<td>Console Redirection Settings Submenu</td>
<td>75</td>
</tr>
<tr>
<td>10.5</td>
<td>Boot Setup</td>
<td>76</td>
</tr>
<tr>
<td>10.5.1</td>
<td>Boot Settings Configuration</td>
<td>76</td>
</tr>
<tr>
<td>10.6</td>
<td>Security Setup</td>
<td>78</td>
</tr>
<tr>
<td>10.6.1</td>
<td>Security Settings</td>
<td>78</td>
</tr>
<tr>
<td>10.6.2</td>
<td>Hard Disk Security</td>
<td>78</td>
</tr>
<tr>
<td>10.6.3</td>
<td>Save &amp; Exit Menu</td>
<td>78</td>
</tr>
<tr>
<td>11</td>
<td>Additional BIOS Features</td>
<td>79</td>
</tr>
<tr>
<td>11.1</td>
<td>Supported Flash Devices</td>
<td>79</td>
</tr>
<tr>
<td>11.2</td>
<td>Updating the BIOS</td>
<td>79</td>
</tr>
<tr>
<td>11.3</td>
<td>BIOS Security Features</td>
<td>79</td>
</tr>
<tr>
<td>11.4</td>
<td>Hard Disk Security Features</td>
<td>80</td>
</tr>
<tr>
<td>12</td>
<td>Industry Specifications</td>
<td>81</td>
</tr>
</tbody>
</table>
## List of Tables

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Table 1</td>
<td>Feature Summary</td>
<td>12</td>
</tr>
<tr>
<td>Table 2</td>
<td>Signal Tables Terminology Descriptions</td>
<td>37</td>
</tr>
<tr>
<td>Table 3</td>
<td>Edge Finger Pinout</td>
<td>38</td>
</tr>
<tr>
<td>Table 4</td>
<td>PCI Express Signal Descriptions</td>
<td>42</td>
</tr>
<tr>
<td>Table 5</td>
<td>ExpressCard Signal Descriptions</td>
<td>42</td>
</tr>
<tr>
<td>Table 6</td>
<td>Ethernet Signal Descriptions</td>
<td>43</td>
</tr>
<tr>
<td>Table 7</td>
<td>USB Signal Descriptions</td>
<td>44</td>
</tr>
<tr>
<td>Table 8</td>
<td>SDIO Signal Descriptions</td>
<td>45</td>
</tr>
<tr>
<td>Table 9</td>
<td>HDA Signal Descriptions</td>
<td>46</td>
</tr>
<tr>
<td>Table 10</td>
<td>LVDS Signal Descriptions</td>
<td>46</td>
</tr>
<tr>
<td>Table 11</td>
<td>SDVO Signal Descriptions</td>
<td>47</td>
</tr>
<tr>
<td>Table 12</td>
<td>DisplayPort Signal Descriptions</td>
<td>48</td>
</tr>
<tr>
<td>Table 13</td>
<td>HDMI/DVI Signal Descriptions</td>
<td>48</td>
</tr>
<tr>
<td>Table 14</td>
<td>LPC Signal Descriptions</td>
<td>49</td>
</tr>
<tr>
<td>Table 15</td>
<td>SPI Interface Signal Descriptions</td>
<td>49</td>
</tr>
<tr>
<td>Table 16</td>
<td>CAN Bus Signal Descriptions</td>
<td>49</td>
</tr>
<tr>
<td>Table 17</td>
<td>Power and GND Signal Descriptions</td>
<td>50</td>
</tr>
<tr>
<td>Table 18</td>
<td>Power Control Signal Descriptions</td>
<td>51</td>
</tr>
<tr>
<td>Table 19</td>
<td>Power Management Signal Descriptions</td>
<td>52</td>
</tr>
<tr>
<td>Table 20</td>
<td>Miscellaneous Signal Descriptions</td>
<td>52</td>
</tr>
<tr>
<td>Table 21</td>
<td>Manufacturing Signal Descriptions</td>
<td>53</td>
</tr>
<tr>
<td>Table 22</td>
<td>Thermal Management Signal Descriptions</td>
<td>54</td>
</tr>
<tr>
<td>Table 23</td>
<td>Fan Control Signal Descriptions</td>
<td>54</td>
</tr>
<tr>
<td>Table 24</td>
<td>IRQ Lines in PIC mode</td>
<td>56</td>
</tr>
<tr>
<td>Table 25</td>
<td>IRQ Lines in APIC mode</td>
<td>57</td>
</tr>
<tr>
<td>Table 26</td>
<td>PCI Configuration Space Map</td>
<td>58</td>
</tr>
<tr>
<td>Table 27</td>
<td>PCI Interrupt Routing Map</td>
<td>59</td>
</tr>
<tr>
<td>Table 28</td>
<td>PCI Interrupt Routing Map (continued)</td>
<td>59</td>
</tr>
</tbody>
</table>
1 Introduction

Qseven® Concept

The Qseven® concept is an off-the-shelf, multi vendor, Single-Board-Computer that integrates all the core components of a common PC and is mounted onto an application specific carrier board. Qseven® modules have a standardized form factor of 70mm x 70mm and a specified pinout based on the high speed MXM system connector. The pinout remains the same regardless of the vendor. The Qseven® module provides the functional requirements for an embedded application. These functions include, but are not limited to, graphics, sound, mass storage, network interface and multiple USB ports.

A single ruggedized MXM connector provides the carrier board interface to carry all the I/O signals to and from the Qseven® module. This MXM connector is a well known and proven high speed signal interface connector that is commonly used for high speed PCI Express graphics cards in notebooks.

Carrier board designers can use as little or as many of the I/O interfaces as deemed necessary. The carrier board can therefore provide all the interface connectors required to attach the system to the application specific peripherals. This versatility allows the designer to create a dense and optimized package, which results in a more reliable product while simplifying system integration.

The Qseven® evaluation carrier board provides carrier board designers with a reference design platform and the opportunity to test all the Qseven® I/O interfaces available and then choose what are suitable for their application. Qseven® applications are scalable, which means once a carrier board has been created there is the ability to diversify the product range through the use of different performance class Qseven® modules. Simply unplug one module and replace it with another, no need to redesign the carrier board.

This document describes the features available on the Qseven® evaluation carrier board. Additionally, the schematics for the Qseven® evaluation carrier board can be found on the congatec website.
conga-QAF Options Information

The conga-QAF is available in six base variants. This user’s guide describes all of these variants. The table below shows the different configurations available. Check for the Part No. that applies to your product. This will tell you what options described in this user’s guide are available on your particular module.

<table>
<thead>
<tr>
<th>Part-No.</th>
<th>015300</th>
<th>015301</th>
<th>015302</th>
<th>015303</th>
<th>015304</th>
<th>015305</th>
</tr>
</thead>
<tbody>
<tr>
<td>Processor</td>
<td>AMD T40R</td>
<td>AMD T40E</td>
<td>AMD T24L</td>
<td>AMD T40 E</td>
<td>AMD T40R</td>
<td>AMD T16R</td>
</tr>
<tr>
<td>Clock Speed</td>
<td>1.0 GHz</td>
<td>1.0 GHz</td>
<td>1.0 GHz</td>
<td>1.0 GHz</td>
<td>1.0 GHz</td>
<td>1.0 GHz</td>
</tr>
<tr>
<td>Core</td>
<td>Single</td>
<td>Dual</td>
<td>Single</td>
<td>Dual</td>
<td>Single</td>
<td>Single</td>
</tr>
<tr>
<td>L2 Cache</td>
<td>512kB</td>
<td>512kB x2</td>
<td>512kB</td>
<td>512kB x2</td>
<td>512kB</td>
<td>512kB</td>
</tr>
<tr>
<td>TDP</td>
<td>5.5 W</td>
<td>6.4 W</td>
<td>5 W</td>
<td>6.4 W</td>
<td>5.5 W</td>
<td>5.5 W</td>
</tr>
<tr>
<td>Onboard Memory</td>
<td>DDR3L-1066</td>
<td>DDR3L-1066</td>
<td>DDR3L-1066</td>
<td>DDR3L-1066</td>
<td>DDR3L-1066</td>
<td>DDR3L-1066</td>
</tr>
<tr>
<td>Size</td>
<td>2GB</td>
<td>2GB</td>
<td>2GB</td>
<td>2GB</td>
<td>2GB</td>
<td>2GB</td>
</tr>
<tr>
<td>Graphics</td>
<td>Radeon™ HD 6250</td>
<td>Radeon™ HD 6250</td>
<td>N/A</td>
<td>Radeon™ HD 6250</td>
<td>Radeon™ HD 6250</td>
<td>Radeon™ HD 6250</td>
</tr>
<tr>
<td>DDI</td>
<td>DP / HDMI / DVI</td>
<td>DP / HDMI / DVI</td>
<td>DP / HDMI / DVI</td>
<td>DP / HDMI / DVI</td>
<td>DP / HDMI / DVI</td>
<td>DP / HDMI / DVI</td>
</tr>
<tr>
<td>SDVO</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr>
<td>SSD</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>4GB</td>
<td>8GB</td>
<td>4GB</td>
</tr>
</tbody>
</table>

Note

The processor TDP is defined for PCIe Gen1 configuration. When PCIe Gen2 is used, the processor TDP increases up to +2.5W.

The conga-QAF variants equipped with the AMD T24L processor do not support graphics display.
## 2 Specifications

### 2.1 Feature List

<table>
<thead>
<tr>
<th>Table 1 Feature Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Form Factor</strong></td>
</tr>
</tbody>
</table>
| **Processor** | AMD T40E 1.0 GHz Dual Core with 2x 512kB L2 cache  
AMD T40R 1.0 GHz Single Core with 512kB L2 cache  
AMD T24L 1.0 GHz Single Core with 512KB L2 cache  
AMD T16R 1.0 GHz Single Core with 512KB L2 cache |
| **Memory** | Onboard DDR3L 1066 MT/s (533 MHz) up to 4 GB |
| **Chipset** | A55E Controller Hub |
| **Audio** | HDA (High Definition Audio)/digital audio interface with support for multiple codecs |
| **Ethernet** | Gigabit Ethernet: Intel® 82574 |
| **Graphics Options** | Integrated High Performance, DirectX®11 Graphics with UVD 3.0. Dual Simultaneous Display Support  
Flat panel Interface (provided by Analogix ANX3110 to LVDS converter). Supports:  
Single-channel LVDS interface: 1 x 18 bpp or 1 x 24 bpp  
Dual-channel LVDS interface: 2 x 18 bpp or 2 x 24 bpp panel  
VESA standard or JEDIA data mapping  
Automatic Panel Detection via EDID/EPI (Embedded Panel Interface based on VESA EDID™ 1.3)  
Resolutions 800x600 up to 1900x1200 (WUXGA) @ 60 Hz |
| **Peripheral Interfaces** | 2x Serial ATA® up to 3Gb/s with support RAID 0,1  
4x x1 PCI Express® Gen2 links up to 5.0 GT/s per lane  
8x USB 2.0 (EHCI)  
2x ExpressCard  
Optional onboard SSD up to 32 GB  
1x SD/MMC  
LPC Bus  
PCI Bus, multimaster |
| **BIOS** | AMI Aptio® UEFI 2.x firmware, 4MByte serial SPI with congatec Embedded BIOS features |
| **Power Management** | ACPI 3.0 compliant with battery support. Also supports Suspend to RAM (S3). |

**Note**

Some of the features mentioned in the above Feature Summary are optional. Check the article number of your module and compare it to the option information list on page 11 of this user’s guide to determine what options are available on your particular module.
2.2 Supported Operating Systems

The conga-QAF supports the following operating systems.

- Microsoft® Windows® 8 32/64-Bit
- Microsoft® Windows® 7 32/64-Bit
- Microsoft® Windows® 7 Embedded 32/64-Bit
- Microsoft® Windows® XP
- Microsoft® Windows® CE 6
- Microsoft® Windows® XP Embedded
- Linux

**Note**

To improve the graphic performance of conga-QAF after installing Microsoft® Windows® 8 (32 and 64 bit), congatec AG recommends the installation of AMD catalyst driver.

2.3 Mechanical Dimensions

- 70.0 mm x 70.0 mm @ (2 ¾” x 2 ¾”)
- The Qseven™ module, including the heatspreader plate, PCB thickness and bottom components, is up to approximately 12mm thick.
2.4 Supply Voltage Standard Power

- 5V DC ± 5%

The dynamic range shall not exceed the static range.

2.4.1 Electrical Characteristics

<table>
<thead>
<tr>
<th>Characteristics</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>5V Voltage</td>
<td>± 5%</td>
<td>4.75</td>
<td>5.00</td>
<td>5.25</td>
<td>Vdc</td>
</tr>
<tr>
<td>Ripple</td>
<td>-</td>
<td>-</td>
<td>± 50</td>
<td>mV&lt;sub&gt;pp&lt;/sub&gt;</td>
<td>0-20MHz</td>
</tr>
<tr>
<td>5V_SB Voltage</td>
<td>± 5%</td>
<td>4.75</td>
<td>5.00</td>
<td>5.25</td>
<td>Vdc</td>
</tr>
<tr>
<td>Ripple</td>
<td></td>
<td></td>
<td>± 50</td>
<td>mV&lt;sub&gt;pp&lt;/sub&gt;</td>
<td></td>
</tr>
</tbody>
</table>

2.4.2 Rise Time

The input voltages shall rise from 10% of nominal to 90% of nominal at a minimum slope of 250V/s. The smooth turn-on requires that, during the 10% to 90% portion of the rise time, the slope of the turn-on waveform must be positive.

Note

For information about the input power sequencing of the Qseven® module refer to the Qseven® specification.
2.5 Power Consumption

The power consumption values listed in this document were measured under a controlled environment. The hardware used includes a conga-QAF module, conga-QEVAL, SATA drive, USB keyboard and USB mouse. The SATA drive, USB Keyboard, USB mouse were powered separately so that they do not influence the power consumption value that is measured for the module.

Each module was measured while running Windows XP Professional with SP3 (service pack 3) and the “Power Scheme” was set to “Portable/Laptop”. This setting ensures that the AMD G-Series processors run in (lowest frequency mode) with minimal core voltage during desktop idle. Power consumption values were recorded during the following stages:

Windows XP Professional SP3

- Desktop Idle
- 100% CPU workload (see note below)
- Suspend to RAM (requires setup node “Suspend Mode” in BIOS to be configured to S3 STR (suspend to RAM)). Supply power for S3 mode is 5V SB.

Note

A software tool was used to stress the CPU to 100% workload.

Processor Information

In the following power tables there is some additional information about the processors. AMD describes the type of manufacturing process used for each processor. The following term is used:

\[ nm = \text{nanometer} \]

The manufacturing process description is included in the power tables. See example below. For information about the manufacturing process visit AMD’s website.

AMD T40E 1.0 GHz Dual Core 512kB x2 Cache

40nm
2.5.1 conga-QAF AMD T40R 1.0 GHz Single Core

With 2GB onboard memory

<table>
<thead>
<tr>
<th>conga-QAF Art. No. 015300</th>
<th>AMD T40R 1.0 GHz Single Core 512kB L2 Cache 40nm Layout Rev. QBRALA0 /BIOS Rev. QBRAR002</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory Size</td>
<td>2GB</td>
</tr>
<tr>
<td>Operating System</td>
<td>Windows XP SP3</td>
</tr>
<tr>
<td>Power State</td>
<td>Desktop Idle 100% workload Suspend to Ram (S3) 5V SB Input</td>
</tr>
<tr>
<td>Power consumption (measured in Amperes/Watts)</td>
<td>1.09A / 5.43W 1.44A / 7.21W 0.06A / 0.30W</td>
</tr>
</tbody>
</table>

2.5.2 conga-QAF AMD T40R 1.0 GHz Single Core with 8GB SSD

With 2GB onboard memory and 8GB SSD

<table>
<thead>
<tr>
<th>conga-QAF Art. No. 015304</th>
<th>AMD T40R 1.0 GHz Single Core 512kB L2 Cache (40nm) Layout Rev. QBRALA0 /BIOS Rev. QBRAR002</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory Size</td>
<td>2GB</td>
</tr>
<tr>
<td>Operating System</td>
<td>Windows XP SP3</td>
</tr>
<tr>
<td>Power State</td>
<td>Desktop Idle 100% workload Suspend to Ram (S3) 5V SB Input</td>
</tr>
<tr>
<td>Power consumption (measured in Amperes/Watts)</td>
<td>TBD TBD TBD</td>
</tr>
</tbody>
</table>

2.5.3 conga-QAF AMD T24L 1.0 GHz Single Core without GPU

With 2GB onboard memory

<table>
<thead>
<tr>
<th>conga-QAF Art. No. 015302</th>
<th>AMD T24L 1.0 GHz Single Core 512kB L2 Cache 40nm Layout Rev. QBRALA0 /BIOS Rev. QBRAR002</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory Size</td>
<td>2GB</td>
</tr>
<tr>
<td>Operating System</td>
<td>Windows XP SP3</td>
</tr>
<tr>
<td>Power State</td>
<td>Desktop Idle 100% workload Suspend to Ram (S3) 5V SB Input</td>
</tr>
<tr>
<td>Power consumption (measured in Amperes/Watts)</td>
<td>1.12A / 5.60W 1.38A / 6.92W NA</td>
</tr>
</tbody>
</table>
### 2.5.4 conga-QAF AMD T16R 1.0 GHz Single Core with 4GB SSD

With 2GB onboard memory and 4GB SSD

<table>
<thead>
<tr>
<th>conga-QAF Art. No. 015305</th>
<th>AMD T16R 1.0 GHz Single Core 512kB L2 Cache 40nm</th>
<th>Layout Rev. QBRALA0 /BIOS Rev. QBRAR002</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Memory Size</strong></td>
<td>2GB</td>
<td></td>
</tr>
<tr>
<td><strong>Operating System</strong></td>
<td>Windows XP SP3</td>
<td></td>
</tr>
<tr>
<td><strong>Power State</strong></td>
<td>Desktop Idle</td>
<td>100% workload</td>
</tr>
<tr>
<td><strong>Power consumption</strong></td>
<td>TBD</td>
<td>TBD</td>
</tr>
</tbody>
</table>

### 2.5.5 conga-QAF AMD T40E 1.0 GHz Dual Core

With 2GB onboard memory

<table>
<thead>
<tr>
<th>conga-QAF Art. No. 015301</th>
<th>AMD T40E 1.0 GHz Dual Core 512kB x2 L2 Cache 40nm</th>
<th>Layout Rev. QBRALA0 /BIOS Rev. QBRAR002</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Memory Size</strong></td>
<td>2GB</td>
<td></td>
</tr>
<tr>
<td><strong>Operating System</strong></td>
<td>Windows XP SP3</td>
<td></td>
</tr>
<tr>
<td><strong>Power State</strong></td>
<td>Desktop Idle</td>
<td>100% workload</td>
</tr>
<tr>
<td><strong>Power consumption</strong></td>
<td>1.14A / 5.70W</td>
<td>1.64A / 8.18W</td>
</tr>
</tbody>
</table>
2.5.6 conga-QAF AMD T40E 1.0 GHz Dual Core with 4GB SSD

With onboard 2GB memory and 4GB SSD

conga-QAF Art. No. 015303

<table>
<thead>
<tr>
<th>Memory Size</th>
<th>2GB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating System</td>
<td>Windows XP SP3</td>
</tr>
<tr>
<td>Power State</td>
<td>Desktop Idle</td>
</tr>
<tr>
<td>Power consumption (measured in Amperes/Watts)</td>
<td>1.20A / 6.00 W</td>
</tr>
</tbody>
</table>

Note

All recorded power consumption values are approximate and only valid for the controlled environment described earlier. 100% workload refers to the CPU workload and not the maximum workload of the complete module. Power consumption results will vary depending on the workload of other components such as graphics engine, memory, etc.

The conga-QAF variants equipped with the AMD T24L processor do not support graphics.

2.6 Supply Voltage Battery Power

- 2.5V-3.6V DC
- Typical 3V DC

2.6.1 CMOS Battery Power Consumption

<table>
<thead>
<tr>
<th>RTC @ 20°C</th>
<th>Voltage</th>
<th>Current</th>
</tr>
</thead>
<tbody>
<tr>
<td>Integrated in the AMD A55E FCH</td>
<td>3V DC</td>
<td>Typ. 2.05µA</td>
</tr>
</tbody>
</table>

The CMOS battery power consumption value listed above should not be used to calculate CMOS battery lifetime. You should measure the CMOS battery power consumption in your customer specific application in worst case conditions, for example during high temperature and high battery voltage. The self-discharge of the battery must also be considered when determining CMOS battery lifetime. For more information about calculating CMOS battery lifetime refer to application note AN9_RTC_Battery_Lifetime.pdf, which can be found on the congatec AG website at www.congatec.com.
2.7 Environmental Specifications

<table>
<thead>
<tr>
<th></th>
<th>Operation</th>
<th>Storage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature</td>
<td>0° to 60°C</td>
<td>-20° to +80°C</td>
</tr>
<tr>
<td>Humidity</td>
<td>10% to 90%</td>
<td>5% to 95%</td>
</tr>
</tbody>
</table>

Caution

The above operating temperatures must be strictly adhered to at all times. When using a heatspreader the maximum operating temperature refers to any measurable spot on the heatspreader's surface.

congatec AG strongly recommends that you use the appropriate congatec module heatspreader as a thermal interface between the module and your application specific cooling solution.

If for some reason it is not possible to use the appropriate congatec module heatspreader, then it is the responsibility of the operator to ensure that all components found on the module operate within the component manufacturer’s specified temperature range.

For more information about operating a congatec module without heatspreader, contact congatec technical support.

Humidity specifications are for non-condensing conditions.
3 Block Diagram

AMD APU G-Series Processor
- AMD T40E
- AMD T40R
- AMD T16R
- AMD T24L

Memory Bus
- (DDR3-800 or DDR3-1066)

Onboard DDR3L
- Maximum 4GB

BIOS
- (Flash)

UMI 4x

4x x1 PCIe Lanes 0,1,2,3

PCIe x1 Link

4x PCIe Lanes 0,1,2,3

Intel® GBe Controller 82574

SSD NandDrive
- (optional)

Gbit Ethernet

BIOS

Power Management and Control Signals

Board Controller
- STM32F100R8T6b

Watchdog

Fan Control

LVDS

DP or HDMI (Port 1)

Fan Control

I2C

SM Bus

8x USB 2.0 Host

HDA I/F

LPC Bus

2x SATA (Port 0, 1)

SATA (Port 2)

Analogix eDP to LVDS converter
- (option)

DP or HDMI (Port 1)

Fan Control

I2C

SM Bus

8x USB 2.0 Host

HDA I/F

LPC Bus

2x SATA (Port 0, 1)

SATA (Port 2)

Analogix eDP to LVDS converter
- (option)

DP or HDMI (Port 1)

Fan Control

I2C

SM Bus

8x USB 2.0 Host

HDA I/F

LPC Bus

2x SATA (Port 0, 1)

SATA (Port 2)

Analogix eDP to LVDS converter
- (option)

DP or HDMI (Port 1)

Fan Control

I2C

SM Bus

8x USB 2.0 Host

HDA I/F

LPC Bus

2x SATA (Port 0, 1)

SATA (Port 2)

Analogix eDP to LVDS converter
- (option)

DP or HDMI (Port 1)

Fan Control

I2C

SM Bus

8x USB 2.0 Host

HDA I/F

LPC Bus

2x SATA (Port 0, 1)

SATA (Port 2)

Analogix eDP to LVDS converter
- (option)

DP or HDMI (Port 1)

Fan Control

I2C

SM Bus

8x USB 2.0 Host

HDA I/F

LPC Bus

2x SATA (Port 0, 1)

SATA (Port 2)

Analogix eDP to LVDS converter
- (option)

DP or HDMI (Port 1)

Fan Control

I2C

SM Bus

8x USB 2.0 Host

HDA I/F

LPC Bus

2x SATA (Port 0, 1)

SATA (Port 2)

Analogix eDP to LVDS converter
- (option)

DP or HDMI (Port 1)

Fan Control

I2C

SM Bus

8x USB 2.0 Host

HDA I/F

LPC Bus

2x SATA (Port 0, 1)

SATA (Port 2)

Analogix eDP to LVDS converter
- (option)

DP or HDMI (Port 1)

Fan Control

I2C

SM Bus

8x USB 2.0 Host

HDA I/F

LPC Bus

2x SATA (Port 0, 1)

SATA (Port 2)

Analogix eDP to LVDS converter
- (option)

DP or HDMI (Port 1)

Fan Control

I2C

SM Bus

8x USB 2.0 Host

HDA I/F

LPC Bus

2x SATA (Port 0, 1)

SATA (Port 2)

Analogix eDP to LVDS converter
- (option)

DP or HDMI (Port 1)

Fan Control

I2C

SM Bus

8x USB 2.0 Host

HDA I/F

LPC Bus

2x SATA (Port 0, 1)

SATA (Port 2)

Analogix eDP to LVDS converter
- (option)

DP or HDMI (Port 1)

Fan Control

I2C

SM Bus

8x USB 2.0 Host

HDA I/F

LPC Bus

2x SATA (Port 0, 1)

SATA (Port 2)

Analogix eDP to LVDS converter
- (option)

DP or HDMI (Port 1)

Fan Control

I2C

SM Bus

8x USB 2.0 Host

HDA I/F

LPC Bus

2x SATA (Port 0, 1)

SATA (Port 2)

Analogix eDP to LVDS converter
- (option)

DP or HDMI (Port 1)

Fan Control

I2C

SM Bus

8x USB 2.0 Host

HDA I/F

LPC Bus

2x SATA (Port 0, 1)

SATA (Port 2)

Analogix eDP to LVDS converter
- (option)

DP or HDMI (Port 1)

Fan Control

I2C

SM Bus

8x USB 2.0 Host

HDA I/F

LPC Bus

2x SATA (Port 0, 1)

SATA (Port 2)

Analogix eDP to LVDS converter
- (option)

DP or HDMI (Port 1)

Fan Control

I2C

SM Bus

8x USB 2.0 Host

HDA I/F

LPC Bus

2x SATA (Port 0, 1)

SATA (Port 2)

Analogix eDP to LVDS converter
- (option)
4 Heatspreader

An important factor for each system integration is the thermal design. The heatspreader acts as a thermal coupling device to the module and its aluminium plate is 2mm thick.

The heatspreader is thermally coupled to the CPU via a thermal gap filler and on some modules it may also be thermally coupled to other heat generating components with the use of additional thermal gap fillers.

Although the heatspreader is the thermal interface where most of the heat generated by the module is dissipated, it is not to be considered as a heatsink. It has been designed as a thermal interface between the module and the application specific thermal solution. The application specific thermal solution may use heatsinks with fans, and/or heat pipes, which can be attached to the heatspreader. Some thermal solutions may also require that the heatspreader is attached directly to the systems chassis thereby using the whole chassis as a heat dissipater.

Caution

Attention must be given to the mounting solution used to mount the heatspreader and module into the system chassis. Do not use a threaded heatspreader together with threaded carrier board standoffs. The combination of the two threads may be staggered, which could lead to stripping or cross-threading of the threads in either the standoffs of the heatspreader or carrier board.

Only heatspreaders that feature micro pins that secure the thermal stacks should be used for applications that require the heatspreader to be mounted vertically. It cannot be guaranteed that the thermal stacks will not move if a heatspreader that does not have the micro pin feature is used in vertically mounted applications.

Additionally, the gap pad material used on all heatspreaders contains silicon oil that can seep out over time depending on the environmental conditions it is subjected to. For more information about this subject, contact your local congatec sales representative and request the gap pad material manufacturer's specification.
4.1 Heatspreader Dimensions

**Note**

All measurements are in millimeters. Torque specification for heatspreader screws is 0.3 Nm. Mechanical system assembly mounting shall follow the valid DIN/ISO specifications. The cooling strip found on the conga-QAF is connected directly to the ground plane when mounted in the conga-QEVAL evaluation carrier board. For more information about connecting the conga-QAF’s PCB cooling plate to the carrier board ground plane, refer to the Qseven Design Guide.

**Caution**

When using the heatspreader in a high shock and/or vibration environment, congatec recommends the use of a thread-locking fluid on the heatspreader screws to ensure the above mentioned torque specification is maintained.
5 Connector Subsystems

The conga-QAF is based on the Qseven® standard and therefore has 115 edge fingers on the top and bottom side of the module that mate with the 230-pin card-edge MXM connector located on the carrier board. This connector is able to interface the available signals of the conga-QAF with the carrier board peripherals.
5.1 **PCI Express™**

The AMD G-Series processor supports 4 PCI Express Gen2 lanes as PCIe channel 0, 1, 2 and 3 on the carrier board and are made available externally via the MXM connector. The lanes can be configured to support PCI Express devices, edge cards or express cards. The PCI Express interface supports PCI Express Specification 2.0 and a 4 x1 or 1 x4 PCI Express lane configuration is possible.

For more information refer to the conga-QAF pinout table in section 8 “Signal Descriptions and Pinout Tables”.

5.2 **ExpressCard™**

The conga-QAF can support the implementation of two express cards, each requiring the dedication of one USB port and one PCI Express lane. Refer to section 8, “Signal Descriptions and Pinout Tables” for information about ExpressCard port pins.

5.3 **Gigabit Ethernet**

The conga-QAF is equipped with a Gigabit Ethernet Media Dependent Interface (GbE MDI), provided by the Intel® 82574 GbE controller that is connected to an AMD Controller Hub by PCI Express x1 lane. The Ethernet interface consists of 4 pairs of low voltage differential pair signals designated from GBE0_MD0± to GBE0_MD3± plus control signals for link activity indicators. These signals can be used to connect to a 10/100/1000 BaseT RJ45 connector with integrated or external isolation magnetics on the carrier board.

5.4 **Serial ATA™ (SATA)**

Two 3Gb/s Serial ATA (SATA port 0 and 1) connections are provided by a SATA controller integrated in the AMD Controller Hub A55E found on the conga-QAF. The optional SSD feature uses SATA port 2.

5.5 **USB 2.0**

The conga-QAF offers a USB 2.0 host controller provided by the AMD Controller Hub A55E. This controller complies with USB standard 1.1 and 2.0 and provides a total of 8 USB ports via the card-edge MXM connector. All ports are capable of supporting USB 1.1 and 2.0 compliant devices. The USB client port is not supported by conga-QAF.
5.6 SD/MMC

The SMSC USB 2.0 Flash Media Card Controller USB2244 found on the conga-QAF provides a SD/MMC expansion port for communicating
with non-volatile SD or MMC card. This port is available externally and supports SD Revision 2.0 and MMC Revision 4.2 and is backward
compatible with previous interface specifications.

Note

Only DOS and Linux (Ubuntu, Xandros) boot support for SDIO/MMC devices is available.

5.7 High Definition Audio (HDA)

The conga-QAF provides an interface that supports the connection of HDA audio codecs.

5.8 LVDS

The conga-QAF offers an LVDS interface via Analogix DP to LVDS converter, connected to the DP0 interface of the AMD G-Series processor.
It supports 18 or 24 bit single/dual channel VESA or JEIDA data mapping with resolutions ranging from 800x600@60Hz to 1920x1200@60Hz.
Automatic panel detection via EDID/EPI is supported.

5.9 SDVO

The conga-QAF does not offer an SDVO interface.

5.10 DisplayPort

DisplayPort is an open, industry standard digital display interface, that has been developed within the Video Electronics Standards Association
(VESA). The DisplayPort specification defines a scalable digital display interface with optional audio and content protection capability. It
defines a license-free, royalty-free, state-of-the-art digital audio/video interconnect, intended to be used primarily between a computer and
its display monitor.

The DP is provided by the DDI of the AMD G-Series processor (DP1 interface) and is shared with the HDMI. The supported resolution is up to
1920x1200@60Hz.
5.11 **HDMI**

High-Definition Multimedia Interface (HDMI) is a licensable compact audio/video connector interface for transmitting uncompressed digital streams. HDMI encodes the video data into TMDS for digital transmission and is backward-compatible with the single-link Digital Visual Interface (DVI) carrying digital video.

The HDMI is provided by the DDI of the AMD G-Series processor (DP1 interface), is shared with DisplayPort and supports up to 1920x1200@60Hz.

5.12 **LPC**

The conga-QAF offers the LPC (Low Pin Count) bus through the use of the AMD Controller Hub A55E. The LPC bus corresponds approximately to a serialized ISA bus yet with a significantly reduced number of signals and functionality. Due to the software compatibility to the ISA bus, I/O extensions such as additional serial ports can be easily implemented on an application specific carrier board using this bus. Only certain devices such as Super I/O or TPM 1.2 chips can be implemented on the carrier board.

5.13 **SPI**

The conga-QAF offers the SPI interface only for booting a BIOS from an SPI Flash device placed on the carrier board.

5.14 **CAN Bus**

The conga-QAF does not offer the CAN bus.

5.15 **Power Control**

The conga-QAF supports ATX-style power supplies control. In order to do this the power supply must provide a constant source of VCC_5V_SB power. The AT-style power supply (5V only) is also supported. In this case, the conga-QAF’s pin PWRBTN# should be left unconnected, pin SUS_S3# should control the main power regulators on the carrier board (+3.3V...) and pins VCC_5V_SB should be connected to the 5V input power rail according to the Qseven specification.

**PWGIN**

PWGIN (pin 26) can be connected to an external power good circuit. This input is optional and should be left unconnected when not used. Through the use of an internal monitor on the +5V input voltage and/or the internal power supplies, the conga-QAF module is capable of generating its own power-on good.
SUS_S3#
The SUS_S3# (pin 18) signal is an active-low output that can be used to control the main 5V rail of the power supply for module and all other main power supplies on carrier board. In order to accomplish this, the signal must be inverted with an inverter/transistor that is supplied by standby voltage (ATX-style) or system input voltage (AT-style) and is located on the carrier board.

PWRBTN#
When using ATX-style power supplies PWRBTN# (pin 20) is used to connect to a momentary-contact, active-low debounced push-button input while the other terminal on the push-button must be connected to ground. This signal is internally pulled up to 3.3V_SB using a 10k resistor. When PWRBTN# is asserted, it indicates that an operator wants to turn the power on or off. The response to this signal from the system may vary as a result of modifications made in BIOS settings or by system software.

Note
To initiate an ACPI event, the AMD chipset expects a rising edge on the PWRBTN# signal.

Power Supply Implementation Guidelines

5 volt input power is the sole operational power source for the conga-QAF. The remaining necessary voltages are internally generated on the module using onboard voltage regulators. A carrier board designer should be aware of the following important information when designing a power supply for a conga-QAF application:

- It has also been noticed that on some occasions, problems occur when using a 5V power supply that produces non monotonic voltage when powered up. The problem is that some internal circuits on the module (e.g. clock-generator chips) will generate their own reset signals when the supply voltage exceeds a certain voltage threshold. A voltage dip after passing this threshold may lead to these circuits becoming confused resulting in a malfunction. It must be mentioned that this problem is quite rare but has been observed in some mobile power supply applications. The best way to ensure that this problem is not encountered is to observe the power supply rise waveform through the use of an oscilloscope to determine if the rise is indeed monotonic and does not have any dips. This should be done during the power supply qualification phase therefore ensuring that the above mentioned problem doesn’t arise in the application. For more information about this issue visit www.formfactors.org and view page 25 figure 7 of the document “ATX12V Power Supply Design Guide V2.2”.

Inrush and Maximum Current Peaks on VCC_5V_SB and VCC
The inrush-current on the conga-QAF VCC_5V_SB power rail (8ms soft-start) can go up as high as 0.4A for a maximum of 100µs. Sufficient decoupling capacitance must be implemented to ensure proper power-up sequencing.

The maximum peak-current on the conga-QAF VCC (5V) power rail can be as high as 3.0A. This requires that the power supply be properly dimensioned.
5.16 Power Management

ACPI 3.0 compliant with battery support. Also supports Suspend to RAM (S3). No support for legacy APM.

5.17 I²C Bus

The I²C bus is implemented through the use of STMicroelectronics STM32F100R8 microcontroller. It provides a multi-master I²C Bus that has maximum I²C bandwidth.

5.18 Watchdog

The conga-QAF is equipped with a multi stage watchdog solution that can be triggered by software or external hardware. For more information about the watchdog feature, see the BIOS setup description of this document and application note AN3_Watchdog.pdf on the congatec AG website at www.congatec.com.

5.19 Fan Control

The conga-QAF has additional signals and functions to further improve system management. One of these signals is an output signal called FAN_PWMOUT that allows system fan control using a PWM (Pulse Width Modulation) output. Additionally, there is an input signal called FAN_TACHOIN that provides the ability to monitor the system’s fan RPMs (revolutions per minute). This signal must receive two pulses per revolution in order to produce an accurate reading. For this reason, a two pulse per revolution fan or similar hardware solution is recommended.

Note

A four wire fan must be used to generate the correct speed readout.
6 Additional Features

6.1 congatec Board Controller (cBC)

The conga-QAF is equipped with an STMicroelectronics STM32F100R8 microcontroller. This onboard microcontroller plays an important role for most of the congatec BIOS features. It fully isolates some of the embedded features such as system monitoring or the I²C bus from the x86 core architecture, which results in higher embedded feature performance and more reliability, even when the x86 processor is in a low power mode.

6.2 Board Information

The cBC provides a rich data-set of manufacturing and board information such as serial number, EAN number, hardware and firmware revisions, and so on. It also keeps track of dynamically changing data like runtime meter and boot counter.

6.3 Watchdog

The conga-QAF is equipped with a multi stage watchdog solution that is triggered by software. The Qseven™ Specification does not provide support for external hardware triggering of the Watchdog, which means the conga-QAF does not support external hardware triggering.

For more information about the Watchdog feature, see the BIOS setup description in section 10.4.2 of this document and the application note AN3_Watchdog.pdf on the congatec AG website at www.congatec.com.

6.4 I²C Bus

The conga-QAF offers support for the frequently used I²C bus. Thanks to the I²C host controller in the cBC, the I²C bus is multi-master capable.

6.5 Power Loss Control

The cBC has full control of the power-up of the module and therefore can be used to specify the behavior of the system after an AC power loss condition. Supported modes are “Always On”, “Remain Off” and “Last State”.

Copyright © 2015 congatec AG
6.6  Embedded BIOS

The conga-QAF is equipped with congatec Embedded BIOS, which is based on American Megatrends Inc. Aptio UEFI firmware. These are the most important embedded PC features:

6.6.1  CMOS Backup in Non Volatile Memory

A copy of the CMOS memory (SRAM) is stored in the BIOS flash device. This prevents the system from not booting up with the correct system configuration if the backup battery (RTC battery) fails. Additionally, it provides the ability to create systems that do not require a CMOS backup battery.

6.6.2  OEM CMOS Default Settings and OEM BIOS Logo

This feature allows system designers to create and store their own CMOS default configuration and BIOS logo (splash screen) within the BIOS flash device. Customized BIOS development by congatec for these changes is no longer necessary because customers can easily do these changes by themselves using the congatec system utility CGUTIL.

6.6.3  OEM BIOS Code

With the congatec embedded BIOS it is even possible for system designers to add their own code to the BIOS POST process. Except for custom specific code, this feature can also be used to support Win XP SLP installation, Window 7 SLIC table, verb tables for HDA codecs, rare graphic modes and Super I/O controllers.

For more information about customizing the congatec embedded BIOS, refer to the congatec system utility user's guide (CGUTLm1x.pdf) and can be found on the congatec AG website at www.congatec.com or contact congatec technical support.
6.6.4 congatec Battery Management Interface

In order to facilitate the development of battery powered mobile systems based on embedded modules, congatec AG has defined an interface for the exchange of data between a CPU module (using an ACPI operating system) and a smart battery system. A system developed according to the congatec Battery Management Interface Specification can provide the battery management functions supported by an ACPI-capable operating system (e.g. charge state of the battery, information about the battery, alarms/events for certain battery states, ...) without the need for additional modifications to the system BIOS.

The conga-QAF BIOS fully supports this interface. For more information about this subject, visit the congatec website and view the following documents:

- congatec Battery Management Interface Specification
- Battery System Design Guide
- conga-SBM User's Guide

6.6.5 API Support (CGOS/EAPI)

In order to benefit from the above mentioned non-industry standard feature set, congatec provides an API that allows application software developers to easily integrate all these features into their code. The CGOS API (congatec Operating System Application Programming Interface) is the congatec proprietary API that is available for all commonly used Operating Systems such as Win32, Win64, Win CE, Linux and QNX. The architecture of the CGOS API driver provides the ability to write application software that runs unmodified on all congatec CPU modules. All the hardware related code is contained within the congatec embedded BIOS on the module. See section 1.1 of the CGOS API software developers guide, which is available on the congatec website.

Other COM (Computer on Modules) vendors offer similar driver solutions for these kind of embedded PC features, which are by nature proprietary. All the API solutions that can be found on the market are not compatible to each other. As a result, writing application software that can run on more than one vendor's COM is not so easy. Customers have to change their application software when switching to another COM vendor.

EAPI (Embedded Application Programming Interface) is a programming interface defined by the PICMG that addresses this problem. With this unified API it is now possible to run the same application on all vendor's COMs that offer EAPI driver support. Contact congatec technical support for more information about EAPI.
6.7 Suspend to RAM

The Suspend to RAM feature is available on the conga-QAF.

6.8 Onboard Solid State Disk

A solid-state drive (SSD) is a data storage device that uses solid-state memory to store persistent data. An SSD is a hard disk drive without the traditional moving parts, thus easily replacing traditional hard drives in most applications. The conga-QAF can be optionally equipped with an SSD up to 32 GByte in capacity.

Due to the nature of NAND Flash technology, there is a limitation of maximum write cycles related to each storage cell. According to the manufacturer datasheet, an endurance of 10 million (for commercial MLC technology) or 100 million (for industrial SLC technology) write cycles is specified. Unlimited write cycles IS NOT specified. Since an advanced NAND memory management technology firmware is implemented in the SSD drive, it will balance the wear on erased blocks with an advanced wear-leveling algorithm, which provides a maximum of 10 million (or 100 million depending of the type of SSD used) product write cycles. In most applications this will be an acceptable and secure solution but it must be mentioned that the device lifetime will be affected mainly by the following parameters:

1. Operation time and used OS: If a 24/7 application is running under a write-intensive OS (such as Windows XP etc.) without EWF (Enhanced Write Filter), the amount of guaranteed write-cycles may be reached before the defined MTBF of the complete system.

2. The ratio between used and unused SSD capacity will also affect the lifetime. Since the wear-leveling algorithm uses access statistics for balancing the wears on the blocks, the SSD endurance will increase or decrease according to the amount of used and unused SSD space.

3. Given the information in parameters 1 and 2, if the SSD application is a 24/7 continuously running OS equipped SSD drive, with frequent write accesses and there is not enough free capacity available for wear leveling, the SSD endurance will decrease accordingly. For this reason it is necessary to avoid a configuration that will result in not enough free capacity being available for wear leveling and therefore it is required that an EWF mechanism is used thereby limiting the write-cycles in order to maintain sufficient free disk space. Failure to use a EWF mechanism will void the warranty of the SSD drive.

Note

For more information about the SSD drive's capability refer to the manufacturers datasheet.
7 conga Tech Notes

The conga-QAF has some technological features that require additional explanation. The following section will give the reader a better understanding of some of these features. This information will also help to gain a better understanding of the information found in the system resources section of this user’s guide as well as some of the setup nodes found in the BIOS Setup Program description section.

7.1 AHCI

The AMD A55E FCH provides hardware support for Advanced Host Controller Interface (AHCI), a programming interface for SATA host controllers. Platforms supporting AHCI may take advantage of performance features such as no master/slave designation for SATA devices (each device is treated as a master) and hardware-assisted native command queuing. AHCI also provides usability enhancements such as Hot-Plug.

7.2 RAID

The industry-leading RAID capability provides high performance RAID 0 and 1 functionality on the 2 SATA ports of the conga-QAF. Software components include an Option ROM for pre-boot configuration and boot functionality, a Microsoft Windows compatible driver, and a user interface for configuration and management of the RAID capability of the AMD A55E FCH.

For more information about RAID support on the conga-QAF refer to application note AN15_Configure_RAID_System.pdf, which can be found on the congatec AG website at www.congatec.com.

7.3 Native vs. Legacy IDE mode

7.3.1 Legacy Mode

When operating in legacy mode, the SATA controllers need two legacy IRQs (14 and 15) and are unable to share these IRQs with other devices. This is because the SATA controllers emulate the primary and secondary legacy IDE controllers.
7.3.2 Native Mode

Native mode allows the SATA controllers to operate as true PCI devices and therefore do not need dedicated legacy resources. This means they can be configured anywhere within the system. When either SATA controller 1 or 2 runs in native mode it only requires one PCI interrupt for both channels and also has the ability to share this interrupt with other devices in the system. Setting “Native IDE” mode in the BIOS setup program will automatically enable Native mode. See section 10.4.9 for more information about this. Running in native mode frees up interrupt resources (IRQs 14 and 15) and decreases the chance that there may be a shortage of interrupts when installing devices.

Note

If your operating system supports native mode then congatec AG recommends you enable it.

7.4 Thermal Management

ACPI is responsible for allowing the operating system to play an important part in the system’s thermal management. This results in the operating system having the ability to take control of the operating environment by implementing cooling decisions according to the demands put on the CPU by the application.

The conga-QAF ACPI thermal solution offers three different cooling policies.

• Passive Cooling

When the temperature in the thermal zone must be reduced, the operating system can decrease the power consumption of the processor by throttling the processor clock. One of the advantages of this cooling policy is that passive cooling devices (in this case the processor) do not produce any noise. Use the “passive cooling trip point” setup node in the BIOS setup program to determine the temperature threshold that the operating system will use to start or stop the passive cooling procedure.

• Active Cooling

During this cooling policy the operating system is turning the fan on/off. Although active cooling devices consume power and produce noise, they also have the ability to cool the thermal zone without having to reduce the overall system performance. Use the “active cooling trip point” setup node in the BIOS setup program to determine the temperature threshold that the operating system will use to start the active cooling device. It is stopped again when the temperature goes below the threshold (5°C hysteresis).

• Critical Trip Point

If the temperature in the thermal zone reaches a critical point then the operating system will perform a system shut down in an orderly fashion in order to ensure that there is no damage done to the system as result of high temperatures. Use the “critical trip point” setup node in the BIOS setup program to determine the temperature threshold that the operating system will use to shut down the system.
Note

The end user must determine the cooling preferences for the system by using the setup nodes in the BIOS setup program to establish the appropriate trip points.

If passive cooling is activated and the processor temperature is above the trip point the processor clock is throttled. See section 12 of the ACPI Specification 2.0 C for more information about passive cooling.

7.5 ACPI Suspend Modes and Resume Events

conga-QAF supports S3 (STR= Suspend to RAM). For more information about S3 wake events see section 10.4.4 “ACPI Configuration Submenu”.

S4 (Suspend to Disk) is not supported by the BIOS (S4_BIOS) but it is supported by the following operating systems (S4_OS= Hibernate):

- Windows 7, Windows Vista, Windows XP and Linux

This table lists the “Wake Events” that resume the system from S3 unless otherwise stated in the “Conditions/Remarks” column:

<table>
<thead>
<tr>
<th>Wake Event</th>
<th>Conditions/Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Button</td>
<td>Wakes unconditionally from S3-S5.</td>
</tr>
<tr>
<td>Onboard LAN Event</td>
<td>Device driver must be configured for Wake On LAN support.</td>
</tr>
<tr>
<td>PCI Express WAKE#</td>
<td>Wakes unconditionally from S3-S5.</td>
</tr>
<tr>
<td>PME#</td>
<td>Activate the wake up capabilities of a PCI device using Windows Device Manager configuration options for this device OR set Resume On PME# to Enabled in the Power setup menu.</td>
</tr>
<tr>
<td>USB Mouse/Keyboard Event</td>
<td>When Standby mode is set to S3, the following must be done for a USB Mouse/Keyboard Event to be used as a Wake Event. USB Hardware must be powered by standby power source. Set USB Device Wakeup from S3/S4 to ENABLED in the ACPI setup menu (if setup node is available in BIOS setup program). Under Windows XP add following registry entry: Add this key: HKEY_LOCAL_MACHINE\SYSTEM\CurrentControlSet\Services\usb Under this key add the following value: “USBBIOSx”=DWORD:00000000 Note that Windows XP disables USB wakeup from S3, so this entry has to be added to re-enable it. Configure USB keyboard/mouse to be able to wake up the system: In Device Manager look for the keyboard/mouse devices. Go to the Power Management tab and check ‘Allow this device to bring the computer out of standby’. Note: When the standby state is set to S3 in the ACPI setup menu, the power management tab for USB keyboard /mouse devices only becomes available after adding the above registry entry and rebooting to allow the registry changes to take affect.</td>
</tr>
<tr>
<td>RTC Alarm</td>
<td>Activate and configure Resume On RTC Alarm in the Power setup menu. Only available in S5.</td>
</tr>
<tr>
<td>Wake Event</td>
<td>Conditions/Remarks</td>
</tr>
<tr>
<td>-------------------------</td>
<td>-----------------------------</td>
</tr>
<tr>
<td>Watchdog Power Button</td>
<td>Wakes unconditionally from S3-S5.</td>
</tr>
</tbody>
</table>

**Note**

The above list has been verified using a Windows XP SP3 ACPI enabled installation.
8  Signal Descriptions and Pinout Tables

The following section describes the signals found on Qseven® module's edge fingers.

Table 2 describes the terminology used in this section for the Signal Description tables. The PU/PD column indicates if a pull-up or pull-down resistor has been used, if the field entry area in this column for the signal is empty, then no pull-up or pull-down resistor has been implemented. The “#” symbol at the end of the signal name indicates that the active or asserted state occurs when the signal is at a low voltage level. When “#” is not present, the signal is asserted when at a high voltage level.

**Note**

Not all the signals described in this section are available on all conga-QAF variants. Use the article number of the module and refer to the options table in section 1 to determine the options available on the module.

<table>
<thead>
<tr>
<th>Term</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>I</td>
<td>Input Pin</td>
</tr>
<tr>
<td>O</td>
<td>Output Pin</td>
</tr>
<tr>
<td>OC</td>
<td>Open Collector</td>
</tr>
<tr>
<td>OD</td>
<td>Open Drain</td>
</tr>
<tr>
<td>PP</td>
<td>Push Pull</td>
</tr>
<tr>
<td>I/O</td>
<td>Bi-directional Input/Output Pin</td>
</tr>
<tr>
<td>P</td>
<td>Power Input</td>
</tr>
<tr>
<td>NA</td>
<td>Not applicable</td>
</tr>
<tr>
<td>NC</td>
<td>Not Connected</td>
</tr>
<tr>
<td>PCIE</td>
<td>PCI Express differential pair signals. In compliance with the PCI Express Base Specification 2.0</td>
</tr>
<tr>
<td>GB_LAN</td>
<td>Gigabit Ethernet Media Dependent Interface differential pair signals. In compliance with IEEE 802.3ab 1000Base-T Gigabit Ethernet Specification.</td>
</tr>
<tr>
<td>USB</td>
<td>Universal Serial Bus differential pair signals. In compliance with the Universal Serial Bus Specification 2.0</td>
</tr>
<tr>
<td>SATA</td>
<td>Serial Advanced Technology Attachment differential pair signals. In compliance with the Serial ATA High Speed Serialized AT Attachment Specification 2.6.</td>
</tr>
<tr>
<td>SPI</td>
<td>Serial Peripheral Interface bus is a synchronous serial data link that operates in full duplex mode.</td>
</tr>
<tr>
<td>CAN</td>
<td>Controller Area Network bus is a vehicle bus standard that allows microcontrollers and devices to communicate with each other within a vehicle without a host computer.</td>
</tr>
<tr>
<td>LVDS</td>
<td>Low-Voltage Differential Signaling differential pair signals. In compliance with the LVDS Owner's Manual 4.0.</td>
</tr>
<tr>
<td>CMOS</td>
<td>Logic input or output.</td>
</tr>
<tr>
<td>Pin</td>
<td>Signal</td>
</tr>
<tr>
<td>-----</td>
<td>----------------</td>
</tr>
<tr>
<td>1</td>
<td>GND</td>
</tr>
<tr>
<td>3</td>
<td>GBE_MDI3-</td>
</tr>
<tr>
<td>5</td>
<td>GBE_MDI3+</td>
</tr>
<tr>
<td>7</td>
<td>GBE_LINK100#</td>
</tr>
<tr>
<td>9</td>
<td>GBE_MDI1-</td>
</tr>
<tr>
<td>11</td>
<td>GBE_MDI1+</td>
</tr>
<tr>
<td>13</td>
<td>GBE_LINK#</td>
</tr>
<tr>
<td>15</td>
<td>GBE_CTREF</td>
</tr>
<tr>
<td>17</td>
<td>WAKE#</td>
</tr>
<tr>
<td>19</td>
<td>SUS_STAT#</td>
</tr>
<tr>
<td>21</td>
<td>SLPBTN#</td>
</tr>
<tr>
<td>23</td>
<td>GND</td>
</tr>
<tr>
<td>25</td>
<td>GND</td>
</tr>
<tr>
<td>27</td>
<td>BATLOW#</td>
</tr>
<tr>
<td>29</td>
<td>SATA0_TX+</td>
</tr>
<tr>
<td>31</td>
<td>SATA0_TX-</td>
</tr>
<tr>
<td>33</td>
<td>SATA_ACT#</td>
</tr>
<tr>
<td>35</td>
<td>SATA0_RX+</td>
</tr>
<tr>
<td>37</td>
<td>SATA0_RX-</td>
</tr>
<tr>
<td>39</td>
<td>GND</td>
</tr>
<tr>
<td>41</td>
<td>BIOS_DISABLE#</td>
</tr>
<tr>
<td></td>
<td>/BOOT_ALT#</td>
</tr>
<tr>
<td>43</td>
<td>SDIO_CD#</td>
</tr>
<tr>
<td>45</td>
<td>SDIO_CMD</td>
</tr>
<tr>
<td>47</td>
<td>SDIO_PWR#</td>
</tr>
<tr>
<td>49</td>
<td>SDIO_DAT0</td>
</tr>
<tr>
<td>51</td>
<td>SDIO_DAT2</td>
</tr>
<tr>
<td>53</td>
<td>SDIO_DAT4</td>
</tr>
<tr>
<td>55</td>
<td>SDIO_DAT6</td>
</tr>
<tr>
<td>57</td>
<td>GND</td>
</tr>
<tr>
<td>59</td>
<td>HDA_SYNC</td>
</tr>
<tr>
<td>61</td>
<td>HDA_RST#</td>
</tr>
<tr>
<td>Pin</td>
<td>Signal</td>
</tr>
<tr>
<td>-----</td>
<td>-------------------------</td>
</tr>
<tr>
<td>63</td>
<td>HDA_BITCLK</td>
</tr>
<tr>
<td>65</td>
<td>HDA_SDI</td>
</tr>
<tr>
<td>67</td>
<td>HDA_SDO</td>
</tr>
<tr>
<td>69</td>
<td>THRM#</td>
</tr>
<tr>
<td>71</td>
<td>THRMRTRIP#</td>
</tr>
<tr>
<td>73</td>
<td>GND</td>
</tr>
<tr>
<td>75</td>
<td>USB_P7-</td>
</tr>
<tr>
<td>77</td>
<td>USB_P7+</td>
</tr>
<tr>
<td>79</td>
<td>USB_6_7_OC#</td>
</tr>
<tr>
<td>81</td>
<td>USB_P5-</td>
</tr>
<tr>
<td>83</td>
<td>USB_P5+</td>
</tr>
<tr>
<td>85</td>
<td>USB_2_3_OC#</td>
</tr>
<tr>
<td>87</td>
<td>USB_P3-</td>
</tr>
<tr>
<td>89</td>
<td>USB_P3+</td>
</tr>
<tr>
<td>91</td>
<td>USB_CC (*)</td>
</tr>
<tr>
<td>93</td>
<td>USB_P1-</td>
</tr>
<tr>
<td>95</td>
<td>USB_P1+</td>
</tr>
<tr>
<td>97</td>
<td>GND</td>
</tr>
<tr>
<td>99</td>
<td>LVDS_A0+</td>
</tr>
<tr>
<td>101</td>
<td>LVDS_A0-</td>
</tr>
<tr>
<td>103</td>
<td>LVDS_A1+</td>
</tr>
<tr>
<td>105</td>
<td>LVDS_A1-</td>
</tr>
<tr>
<td>107</td>
<td>LVDS_A2+</td>
</tr>
<tr>
<td>109</td>
<td>LVDS_A2-</td>
</tr>
<tr>
<td>111</td>
<td>LVDS_PPEN</td>
</tr>
<tr>
<td>113</td>
<td>LVDS_A3+</td>
</tr>
<tr>
<td>115</td>
<td>LVDS_A3-</td>
</tr>
<tr>
<td>117</td>
<td>GND</td>
</tr>
<tr>
<td>119</td>
<td>LVDS_A_CLK+</td>
</tr>
<tr>
<td>121</td>
<td>LVDS_A_CLK-</td>
</tr>
<tr>
<td>123</td>
<td>LVDS_BLC_DAT (*)</td>
</tr>
<tr>
<td>125</td>
<td>LVDS_BLC_DAT</td>
</tr>
<tr>
<td>Pin</td>
<td>Signal</td>
</tr>
<tr>
<td>------</td>
<td>--------------------------</td>
</tr>
<tr>
<td>127</td>
<td>LVDS_DID_CLK / GP_I2C_CLK</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>129</td>
<td>CAN0_TX (*)</td>
</tr>
<tr>
<td>131</td>
<td>DP_LANE3+</td>
</tr>
<tr>
<td>133</td>
<td>DP_LANE3-</td>
</tr>
<tr>
<td>134</td>
<td>GND</td>
</tr>
<tr>
<td>137</td>
<td>DP_LANE1+</td>
</tr>
<tr>
<td>139</td>
<td>DP_LANE1-</td>
</tr>
<tr>
<td>141</td>
<td>GND</td>
</tr>
<tr>
<td>143</td>
<td>DP_LANE2+</td>
</tr>
<tr>
<td>145</td>
<td>DP_LANE2-</td>
</tr>
<tr>
<td>147</td>
<td>GND</td>
</tr>
<tr>
<td>149</td>
<td>DP_LANE0+</td>
</tr>
<tr>
<td>151</td>
<td>DP_LANE0-</td>
</tr>
<tr>
<td>153</td>
<td>HDMI_HPD#</td>
</tr>
<tr>
<td>155</td>
<td>PCIE_CLK_REF+</td>
</tr>
<tr>
<td>157</td>
<td>PCIE_CLK_REF-</td>
</tr>
<tr>
<td>159</td>
<td>GND</td>
</tr>
<tr>
<td>161</td>
<td>PCIE3_TX+</td>
</tr>
<tr>
<td>163</td>
<td>PCIE3_TX-</td>
</tr>
<tr>
<td>165</td>
<td>GND</td>
</tr>
<tr>
<td>167</td>
<td>PCIE2_TX+</td>
</tr>
<tr>
<td>169</td>
<td>PCIE2_TX-</td>
</tr>
<tr>
<td>171</td>
<td>EXCD0_PERST#</td>
</tr>
<tr>
<td>173</td>
<td>PCIE1_TX+</td>
</tr>
<tr>
<td>175</td>
<td>PCIE1_TX-</td>
</tr>
<tr>
<td>177</td>
<td>EXCD0_CPPE#</td>
</tr>
<tr>
<td>179</td>
<td>PCIE0_TX+</td>
</tr>
<tr>
<td>181</td>
<td>PCIE0_TX-</td>
</tr>
<tr>
<td>183</td>
<td>GND</td>
</tr>
<tr>
<td>185</td>
<td>LPC_AD0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>128</td>
<td>LVDS_BLC_CLK (*)</td>
<td>SSC clock chip clock line</td>
</tr>
<tr>
<td>130</td>
<td>CAN0_RX (*)</td>
<td>CAN RX Input for CAN Bus Channel 0</td>
</tr>
<tr>
<td>132</td>
<td>SDVO_INT+ (*)</td>
<td>SDVO Interrupt line+</td>
</tr>
<tr>
<td>134</td>
<td>SDVO_INT- (*)</td>
<td>SDVO Interrupt line-</td>
</tr>
<tr>
<td>136</td>
<td>GND</td>
<td>Power Ground</td>
</tr>
<tr>
<td>138</td>
<td>DP_AUX+</td>
<td>DisplayPort auxiliary channel</td>
</tr>
<tr>
<td>140</td>
<td>DP_AUX-</td>
<td>DisplayPort auxiliary channel</td>
</tr>
<tr>
<td>142</td>
<td>GND</td>
<td>Power Ground</td>
</tr>
<tr>
<td>144</td>
<td>SDVO_TVCLKIN+ (*)</td>
<td>SDVO TV-Out line+</td>
</tr>
<tr>
<td>146</td>
<td>SDVO_TVCLKIN- (*)</td>
<td>SDVO TV-Out line-</td>
</tr>
<tr>
<td>150</td>
<td>HDMI_CTRL_DAT</td>
<td>DDC based control signal (data) for HDMI/DVI device.</td>
</tr>
<tr>
<td>152</td>
<td>HDMI_CTRL_CLK</td>
<td>DDC based control signal (clock) for HDMI/DVI device.</td>
</tr>
<tr>
<td>154</td>
<td>DP_HP#</td>
<td>Hot plug detection for Display port</td>
</tr>
<tr>
<td>156</td>
<td>PCIE_WAKE#</td>
<td>PCI Express Wake event</td>
</tr>
<tr>
<td>158</td>
<td>PCIE_RST#</td>
<td>Reset Signal for external devices</td>
</tr>
<tr>
<td>160</td>
<td>GND</td>
<td>Power Ground</td>
</tr>
<tr>
<td>162</td>
<td>PCIE3_RX+</td>
<td>PCI Express Channel 3 Input+</td>
</tr>
<tr>
<td>164</td>
<td>PCIE3_RX-</td>
<td>PCI Express Channel 3 Input-</td>
</tr>
<tr>
<td>166</td>
<td>GND</td>
<td>Power Ground</td>
</tr>
<tr>
<td>168</td>
<td>PCIE2_RX+</td>
<td>PCI Express Channel 2 Input+</td>
</tr>
<tr>
<td>170</td>
<td>PCIE2_RX-</td>
<td>PCI Express Channel 2 Input-</td>
</tr>
<tr>
<td>172</td>
<td>EXCD1_PERST#</td>
<td>Express Card slot#1 reset</td>
</tr>
<tr>
<td>174</td>
<td>PCIE1_RX+</td>
<td>PCI Express Channel 1 Input+</td>
</tr>
<tr>
<td>176</td>
<td>PCIE1_RX-</td>
<td>PCI Express Channel 1 Input-</td>
</tr>
<tr>
<td>178</td>
<td>EXCD1_CPPE#</td>
<td>Express Card slot#0 Capable/Req</td>
</tr>
<tr>
<td>180</td>
<td>PCIE0_RX+</td>
<td>PCI Express Channel 0 Input+</td>
</tr>
<tr>
<td>182</td>
<td>PCIE0_RX-</td>
<td>PCI Express Channel 0 Input-</td>
</tr>
<tr>
<td>184</td>
<td>GND</td>
<td>Power Ground</td>
</tr>
<tr>
<td>186</td>
<td>LPC_AD1</td>
<td>LPC Interface Address/Data 1</td>
</tr>
<tr>
<td>Pin</td>
<td>Signal</td>
<td>Description</td>
</tr>
<tr>
<td>-----</td>
<td>-------------------------</td>
<td>-------------------------------------</td>
</tr>
<tr>
<td>187</td>
<td>LPC_AD2</td>
<td>LPC Interface Address/Data 0</td>
</tr>
<tr>
<td>189</td>
<td>LPC_CLK</td>
<td>LPC Interface Clock</td>
</tr>
<tr>
<td>191</td>
<td>SERIRQ</td>
<td>Serialized interrupt</td>
</tr>
<tr>
<td>193</td>
<td>VCC_RTC</td>
<td>3V backup cell input</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>195</td>
<td>FAN_TACHOIN /GP_TIMER_IN</td>
<td>Fan tachometer input</td>
</tr>
<tr>
<td></td>
<td></td>
<td>General Purpose Timer In</td>
</tr>
<tr>
<td>197</td>
<td>GND</td>
<td>Power Ground</td>
</tr>
<tr>
<td>199</td>
<td>SPI_MOSI</td>
<td>SPI Master serial output/Slave serial input</td>
</tr>
<tr>
<td>201</td>
<td>SPI_MISO</td>
<td>SPI Master serial input/Slave serial output signal</td>
</tr>
<tr>
<td>203</td>
<td>SPI_SCK</td>
<td>SPI Clock Output</td>
</tr>
<tr>
<td>205</td>
<td>VCC_5V_SB</td>
<td>+5VDC,Standby ±5%</td>
</tr>
<tr>
<td>207</td>
<td>MFG_NC0</td>
<td>Do not connect on carrier board</td>
</tr>
<tr>
<td>209</td>
<td>MFG_NC1</td>
<td>Do not connect on carrier board</td>
</tr>
<tr>
<td>211</td>
<td>VCC</td>
<td>Power supply +5VDC ±5%</td>
</tr>
<tr>
<td>213</td>
<td>VCC</td>
<td>Power supply +5VDC ±5%</td>
</tr>
<tr>
<td>215</td>
<td>VCC</td>
<td>Power supply +5VDC ±5%</td>
</tr>
<tr>
<td>217</td>
<td>VCC</td>
<td>Power supply +5VDC ±5%</td>
</tr>
<tr>
<td>219</td>
<td>VCC</td>
<td>Power supply +5VDC ±5%</td>
</tr>
<tr>
<td>221</td>
<td>VCC</td>
<td>Power supply +5VDC ±5%</td>
</tr>
<tr>
<td>223</td>
<td>VCC</td>
<td>Power supply +5VDC ±5%</td>
</tr>
<tr>
<td>225</td>
<td>VCC</td>
<td>Power supply +5VDC ±5%</td>
</tr>
<tr>
<td>227</td>
<td>VCC</td>
<td>Power supply +5VDC ±5%</td>
</tr>
<tr>
<td>229</td>
<td>VCC</td>
<td>Power supply +5VDC ±5%</td>
</tr>
</tbody>
</table>

**Note**

The signals in the previous table marked with an asterisk symbol (*) are not supported on the conga-QAF.
Table 4  PCI Express Signal Descriptions

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin #</th>
<th>Description</th>
<th>I/O</th>
<th>PU/PD</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCIE0_RX+</td>
<td>180</td>
<td>PCI Express channel 0, Receive Input differential pair.</td>
<td>I</td>
<td>PCIE</td>
<td>Supports PCI Express Base Specification, Revision 2.0</td>
</tr>
<tr>
<td>PCIE0_RX-</td>
<td>182</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCIE0_TX+</td>
<td>179</td>
<td>PCI Express channel 0, Transmit Output differential pair.</td>
<td>O</td>
<td>PCIE</td>
<td>Supports PCI Express Base Specification, Revision 2.0</td>
</tr>
<tr>
<td>PCIE0_TX-</td>
<td>181</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCIE1_RX+</td>
<td>174</td>
<td>PCI Express channel 1, Receive Input differential pair.</td>
<td>I</td>
<td>PCIE</td>
<td>Supports PCI Express Base Specification, Revision 2.0</td>
</tr>
<tr>
<td>PCIE1_RX-</td>
<td>176</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCIE1_TX+</td>
<td>173</td>
<td>PCI Express channel 1, Transmit Output differential pair.</td>
<td>O</td>
<td>PCIE</td>
<td>Supports PCI Express Base Specification, Revision 2.0</td>
</tr>
<tr>
<td>PCIE1_TX-</td>
<td>175</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCIE2_RX+</td>
<td>168</td>
<td>PCI Express channel 2, Receive Input differential pair.</td>
<td>I</td>
<td>PCIE</td>
<td>Supports PCI Express Base Specification, Revision 2.0</td>
</tr>
<tr>
<td>PCIE2_RX-</td>
<td>170</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCIE2_TX+</td>
<td>167</td>
<td>PCI Express channel 2, Transmit Output differential pair.</td>
<td>O</td>
<td>PCIE</td>
<td>Supports PCI Express Base Specification, Revision 2.0</td>
</tr>
<tr>
<td>PCIE2_TX-</td>
<td>169</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCIE3_RX+</td>
<td>162</td>
<td>PCI Express channel 3, Receive Input differential pair.</td>
<td>I</td>
<td>PCIE</td>
<td>Supports PCI Express Base Specification, Revision 2.0</td>
</tr>
<tr>
<td>PCIE3_RX-</td>
<td>164</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCIE3_TX+</td>
<td>161</td>
<td>PCI Express channel 3, Transmit Output differential pair.</td>
<td>O</td>
<td>PCIE</td>
<td>Supports PCI Express Base Specification, Revision 2.0</td>
</tr>
<tr>
<td>PCIE3_TX-</td>
<td>163</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCIE_CLK_REF+</td>
<td>155</td>
<td>PCI Express Reference Clock for Lanes 0 to 3.</td>
<td>O</td>
<td>PCIE</td>
<td></td>
</tr>
<tr>
<td>PCIE_CLK_REF-</td>
<td>157</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCIE_WAKE#</td>
<td>156</td>
<td>PCI Express Wake Event: Sideband wake signal asserted by components requesting wakeup.</td>
<td>I</td>
<td>3.3VSB</td>
<td>PU 10k 3.3VSB</td>
</tr>
<tr>
<td>PCIE_RST#</td>
<td>158</td>
<td>Reset Signal for external devices.</td>
<td>O</td>
<td>3.3V</td>
<td></td>
</tr>
</tbody>
</table>

Table 5  ExpressCard Signal Descriptions

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin #</th>
<th>Description</th>
<th>I/O</th>
<th>PU/PD</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>EXCD0_CPPE#</td>
<td>177</td>
<td>ExpressCard slot #0 capable card request.</td>
<td>I</td>
<td>3.3VSB</td>
<td>PU 10k 3.3VSB</td>
</tr>
<tr>
<td>EXCD0_PERST#</td>
<td>171</td>
<td>ExpressCard slot #0 reset.</td>
<td>O</td>
<td>3.3V</td>
<td></td>
</tr>
<tr>
<td>EXCD1_CPPE#</td>
<td>178</td>
<td>ExpressCard slot #1 capable card request.</td>
<td>I</td>
<td>3.3VSB</td>
<td>PU 10k 3.3VSB</td>
</tr>
<tr>
<td>EXCD1_PERST#</td>
<td>172</td>
<td>ExpressCard slot #1 reset.</td>
<td>O</td>
<td>3.3V</td>
<td></td>
</tr>
<tr>
<td>Signal</td>
<td>Pin #</td>
<td>Description</td>
<td>I/O</td>
<td>PU/PD</td>
<td>Comment</td>
</tr>
<tr>
<td>-------------</td>
<td>------</td>
<td>-----------------------------------------------------------------------------</td>
<td>----------</td>
<td>-------</td>
<td>-------------------------------------------------------------------------</td>
</tr>
<tr>
<td>GBE_MDI0+</td>
<td>12</td>
<td>Media Dependent Interface (MDI) differential pair 0. The MDI can operate in 1000, 100, and 10Mbit/sec modes. This signal pair is used for all modes.</td>
<td>I/O Analog</td>
<td></td>
<td>Twisted pair signals for external transformer.</td>
</tr>
<tr>
<td>GBE_MDI0-</td>
<td>10</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GBE_MDI1+</td>
<td>11</td>
<td>Media Dependent Interface (MDI) differential pair 1. The MDI can operate in 1000, 100, and 10Mbit/sec modes. This signal pair is used for all modes.</td>
<td>I/O Analog</td>
<td></td>
<td>Twisted pair signals for external transformer.</td>
</tr>
<tr>
<td>GBE_MDI1-</td>
<td>9</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GBE_MDI2+</td>
<td>6</td>
<td>Media Dependent Interface (MDI) differential pair 2. The MDI can operate in 1000, 100, and 10Mbit/sec modes. This signal pair is only used for 1000Mbit/sec Gigabit Ethernet mode.</td>
<td>I/O Analog</td>
<td></td>
<td>Twisted pair signals for external transformer.</td>
</tr>
<tr>
<td>GBE_MDI2-</td>
<td>4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GBE_MDI3+</td>
<td>5</td>
<td>Media Dependent Interface (MDI) differential pair 3. The MDI can operate in 1000, 100, and 10Mbit/sec modes. This signal pair is only used for 1000Mbit/sec Gigabit Ethernet mode.</td>
<td>I/O Analog</td>
<td></td>
<td>Twisted pair signals for external transformer.</td>
</tr>
<tr>
<td>GBE_MDI3-</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GBE_CTREF</td>
<td></td>
<td>Reference voltage for carrier board Ethernet magnetics center tap. The reference voltage is determined by the requirements of the module’s PHY and may be as low as 0V and as high as 3.3V. The reference voltage output should be current limited on the module. In a case in which the reference is shorted to ground, the current must be limited to 250mA or less.</td>
<td>REF</td>
<td></td>
<td>conga-QAF GbE uses 1.9V center tab voltage.</td>
</tr>
<tr>
<td>GBE_LINK#</td>
<td>13</td>
<td>Ethernet controller 0 link indicator, active low.</td>
<td>O 3.3VSB PP</td>
<td></td>
<td>see note below</td>
</tr>
<tr>
<td>GBE_LINK100#</td>
<td>7</td>
<td>Ethernet controller 0 100Mbit/sec link indicator, active low.</td>
<td>O 3.3VSB PP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>GBE_LINK1000#</td>
<td>8</td>
<td>Ethernet controller 0 1000Mbit/sec link indicator, active low.</td>
<td>O 3.3VSB PP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>GBE_ACT#</td>
<td>14</td>
<td>Ethernet controller 0 activity indicator, active low.</td>
<td>O 3.3VSB</td>
<td></td>
<td>see note below, pulled to 3.3VSB</td>
</tr>
</tbody>
</table>

**Note**

The GbE Controller used on the conga-QAF supports only three LEDs outputs:

- **GBE_LINK100#** 100Mb/s link indicator
- **GBE_LINK1000#** 1000Mb/s link indicator
- **GBE_LINK#/ACT** Combined all speed link with link activity that is connected to GBE_LINK# pin on Qseven connector.

The conga-QAF can drive directly GbE LEDs with up to 10mA.
### Table 7 SATA Signal Descriptions

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin #</th>
<th>Description</th>
<th>I/O</th>
<th>PU/PD</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>SATA0_RX+</td>
<td>35</td>
<td>Serial ATA channel 0, Receive Input differential pair.</td>
<td>I</td>
<td></td>
<td>Supports Serial ATA specification, Revision 2.6</td>
</tr>
<tr>
<td>SATA0_RX-</td>
<td>37</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SATA0_TX+</td>
<td>29</td>
<td>Serial ATA channel 0, Transmit Output differential pair.</td>
<td>O</td>
<td></td>
<td>Supports Serial ATA specification, Revision 2.6</td>
</tr>
<tr>
<td>SATA0_TX-</td>
<td>31</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SATA1_RX+</td>
<td>36</td>
<td>Serial ATA channel 1, Receive Input differential pair.</td>
<td>I</td>
<td></td>
<td>Supports Serial ATA specification, Revision 2.6</td>
</tr>
<tr>
<td>SATA1_RX-</td>
<td>38</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SATA1_TX+</td>
<td>30</td>
<td>Serial ATA channel 1, Transmit Output differential pair.</td>
<td>O</td>
<td></td>
<td>Supports Serial ATA specification, Revision 2.6</td>
</tr>
<tr>
<td>SATA1_TX-</td>
<td>32</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SATA_ACT#</td>
<td>33</td>
<td>Serial ATA Led. Open collector output pin driven during SATA command activity.</td>
<td>O</td>
<td>3.3V</td>
<td>up to 10mA</td>
</tr>
</tbody>
</table>

### Table 8 USB Signal Descriptions

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin #</th>
<th>Description</th>
<th>I/O</th>
<th>PU/PD</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>USB_P0+</td>
<td>96</td>
<td>Universal Serial Bus Port 0 differential pair.</td>
<td>I/O</td>
<td></td>
<td>USB 2.0 compliant. Backwards compatible to USB 1.1</td>
</tr>
<tr>
<td>USB_P0-</td>
<td>94</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>USB_P1+</td>
<td>95</td>
<td>Universal Serial Bus Port 1 differential pair.</td>
<td>I/O</td>
<td></td>
<td>USB 2.0 compliant. Backwards compatible to USB 1.1</td>
</tr>
<tr>
<td>USB_P1-</td>
<td>93</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>USB_P2+</td>
<td>90</td>
<td>Universal Serial Bus Port 2 differential pair.</td>
<td>I/O</td>
<td></td>
<td>USB 2.0 compliant. Backwards compatible to USB 1.1</td>
</tr>
<tr>
<td>USB_P2-</td>
<td>88</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>USB_P3+</td>
<td>89</td>
<td>Universal Serial Bus Port 3 differential pair.</td>
<td>I/O</td>
<td></td>
<td>USB 2.0 compliant. Backwards compatible to USB 1.1</td>
</tr>
<tr>
<td>USB_P3-</td>
<td>87</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>USB_P4+</td>
<td>84</td>
<td>Universal Serial Bus Port 4 differential pair.</td>
<td>I/O</td>
<td></td>
<td>USB 2.0 compliant. Backwards compatible to USB 1.1</td>
</tr>
<tr>
<td>USB_P4-</td>
<td>82</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>USB_P5+</td>
<td>83</td>
<td>Universal Serial Bus Port 5 differential pair.</td>
<td>I/O</td>
<td></td>
<td>USB 2.0 compliant. Backwards compatible to USB 1.1</td>
</tr>
<tr>
<td>USB_P5-</td>
<td>81</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>USB_P6+</td>
<td>78</td>
<td>Universal Serial Bus Port 6 differential pair.</td>
<td>I/O</td>
<td></td>
<td>USB 2.0 compliant. Backwards compatible to USB 1.1</td>
</tr>
<tr>
<td>USB_P6-</td>
<td>76</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>USB_P7+</td>
<td>77</td>
<td>Universal Serial Bus Port 7 differential pair.</td>
<td>I/O</td>
<td></td>
<td>USB 2.0 compliant. Backwards compatible to USB 1.1</td>
</tr>
<tr>
<td>USB_P7-</td>
<td>75</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>USB_0_1_OC#</td>
<td>86</td>
<td>Over current detect input 1. This pin is used to monitor the USB power over current of the USB Ports 0 and 1.</td>
<td>I</td>
<td>3.3VSB</td>
<td>PU 10k 3.3VSB</td>
</tr>
<tr>
<td>USB_2_3_OC#</td>
<td>85</td>
<td>Over current detect input 2. This pin is used to monitor the USB power over current of the USB Ports 2 and 3.</td>
<td>I</td>
<td>3.3VSB</td>
<td>PU 10k 3.3VSB</td>
</tr>
</tbody>
</table>
USB_4_5_OC#  80  Over current detect input 3. This pin is used to monitor the USB power over current of the USB Ports 4 and 5.  I 3.3VSB  PU 10k 3.3VSB

USB_6_7_OC#  79  Over current detect input 4. This pin is used to monitor the USB power over current of the USB Ports 6 and 7.  I 3.3VSB  PU 10k 3.3VSB

USB_ID  92  USB ID pin. Configures the mode of the USB Port 1. If the signal is detected as being 'high active' the BIOS will automatically configure USB Port 1 as USB Client and enable USB Client support. This signal should be driven as OC signal by external circuitry.  I 3.3VSB  Not connected

USB_CC#  91  USB Client Connect pin. If USB Port 1 is configured for client mode then an externally connected USB host should set this signal to high-active in order to properly make the connection with the module’s internal USB client controller. If the external USB host is disconnected, this signal should be set to low-active in order to inform the USB client controller that the external host has been disconnected. A level shifter/protection circuitry should be implemented on the carrier board for this signal.  I 3.3V  Not connected

---

### Table 9  SDIO Signal Descriptions

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin #</th>
<th>Description</th>
<th>I/O</th>
<th>PU/PD</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>SDIO_CD#</td>
<td>43</td>
<td>SDIO Card Detect. This signal indicates when a SDIO/MMC card is present.</td>
<td>I/O 3.3V</td>
<td>PU 50k</td>
<td>3.3V</td>
</tr>
<tr>
<td>SDIO_CLK</td>
<td>42</td>
<td>SDIO Clock. With each cycle of this signal a one-bit transfer on the command and each data line occurs. This signal has maximum frequency of 48 MHz.</td>
<td>O 3.3V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDIO_CMD</td>
<td>45</td>
<td>SDIO Command/Response. This signal is used for card initialization and for command transfers. During initialization mode this signal is open drain. During command transfer this signal is in push-pull mode.</td>
<td>I/O 3.3V</td>
<td>OD/PP</td>
<td>PU 50k 3.3V</td>
</tr>
<tr>
<td>SDIO_LED</td>
<td>44</td>
<td>SDIO LED. Used to drive an external LED to indicate when transfers occur on the bus.</td>
<td>O 3.3V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDIO_WP</td>
<td>46</td>
<td>SDIO Write Protect. This signal denotes the state of the write-protect tab on SD cards.</td>
<td>I/O 3.3V</td>
<td>PU 10k</td>
<td>3.3V</td>
</tr>
<tr>
<td>SDIO_PWR#</td>
<td>47</td>
<td>SDIO Power Enable. This signal is used to enable the power being supplied to a SD/MMC card device.</td>
<td>OD 3.3V</td>
<td>PU 10k</td>
<td>3.3V</td>
</tr>
<tr>
<td>SDIO_DAT0</td>
<td>49</td>
<td>SDIO Data lines. These signals operate in push-pull mode.</td>
<td>I/O 3.3V</td>
<td>PP</td>
<td>PU 50k 3.3V</td>
</tr>
<tr>
<td>SDIO_DAT1</td>
<td>48</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDIO_DAT2</td>
<td>51</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDIO_DAT3</td>
<td>50</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDIO_DAT4</td>
<td>53</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDIO_DAT5</td>
<td>52</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDIO_DAT6</td>
<td>55</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDIO_DAT7</td>
<td>54</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Table 10  HDA Signal Descriptions

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin #</th>
<th>Description</th>
<th>I/O</th>
<th>PU/PD</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>HDA_RST#</td>
<td>61</td>
<td>HD Audio Codec Reset.</td>
<td>O</td>
<td>3.3VSB</td>
<td></td>
</tr>
<tr>
<td>HDA_SYNC</td>
<td>59</td>
<td>HD Audio Serial Bus Synchronization.</td>
<td>O</td>
<td>3.3VSB</td>
<td></td>
</tr>
<tr>
<td>HDA_BITCLK</td>
<td>63</td>
<td>HD Audio 24 MHz Serial Bit Clock from Codec.</td>
<td>O</td>
<td>3.3VSB</td>
<td></td>
</tr>
<tr>
<td>HDA_SDO</td>
<td>67</td>
<td>HD Audio Serial Data Output to Codec.</td>
<td>O</td>
<td>3.3VSB</td>
<td></td>
</tr>
<tr>
<td>HDA_SDI</td>
<td>65</td>
<td>HD Audio Serial Data Input from Codec.</td>
<td>I</td>
<td>3.3VSB</td>
<td>PD 50k</td>
</tr>
</tbody>
</table>

Table 11  LVDS Signal Descriptions

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin #</th>
<th>Description</th>
<th>I/O</th>
<th>PU/PD</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>LVDS_PPEN</td>
<td>111</td>
<td>Controls panel power enable.</td>
<td>O</td>
<td>3.3V</td>
<td></td>
</tr>
<tr>
<td>LVDS_BLEN</td>
<td>112</td>
<td>Controls panel Backlight enable.</td>
<td>O</td>
<td>3.3V</td>
<td></td>
</tr>
<tr>
<td>LVDS_BLEN</td>
<td>112</td>
<td>Controls panel Backlight enable.</td>
<td>O</td>
<td>3.3V</td>
<td></td>
</tr>
<tr>
<td>LVDS_BLT_CTRL/GP_PWM_OUT0</td>
<td>123</td>
<td>Primary functionality is to control the panel backlight brightness via pulse width modulation (PWM). When not in use for this primary purpose it can be used as General Purpose PWM Output.</td>
<td>O</td>
<td>3.3V</td>
<td></td>
</tr>
<tr>
<td>LVDS_A0+/LVDS_A0-</td>
<td>99, 101</td>
<td>LVDS primary channel differential pair 0.</td>
<td>O</td>
<td>LVDS</td>
<td></td>
</tr>
<tr>
<td>LVDS_A1+/LVDS_A1-</td>
<td>103, 105</td>
<td>LVDS primary channel differential pair 1.</td>
<td>O</td>
<td>LVDS</td>
<td></td>
</tr>
<tr>
<td>LVDS_A2+/LVDS_A2-</td>
<td>107, 109</td>
<td>LVDS primary channel differential pair 2.</td>
<td>O</td>
<td>LVDS</td>
<td></td>
</tr>
<tr>
<td>LVDS_A3+/LVDS_A3-</td>
<td>113, 115</td>
<td>LVDS primary channel differential pair 3.</td>
<td>O</td>
<td>LVDS</td>
<td></td>
</tr>
<tr>
<td>LVDS_A_CLK+/LVDS_A_CLK-</td>
<td>119, 121</td>
<td>LVDS primary channel differential pair clock lines.</td>
<td>O</td>
<td>LVDS</td>
<td></td>
</tr>
<tr>
<td>LVDS_B0+/LVDS_B0-</td>
<td>100, 102</td>
<td>LVDS secondary channel differential pair 0.</td>
<td>O</td>
<td>LVDS</td>
<td></td>
</tr>
<tr>
<td>LVDS_B1+/LVDS_B1-</td>
<td>104, 106</td>
<td>LVDS secondary channel differential pair 1.</td>
<td>O</td>
<td>LVDS</td>
<td></td>
</tr>
<tr>
<td>LVDS_B3+/LVDS_B3-</td>
<td>114, 116</td>
<td>LVDS secondary channel differential pair 3.</td>
<td>O</td>
<td>LVDS</td>
<td></td>
</tr>
<tr>
<td>LVDS_DID_CLK/GP_I2C_CLK</td>
<td>127</td>
<td>Primary functionality is DisplayID DDC clock line used for LVDS flat panel detection. If primary functionality is not used it can be as General Purpose I2C bus clock line.</td>
<td>I/O 3.3V OD</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Copyright © 2015 congatec AG
<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin #</th>
<th>Description</th>
<th>I/O</th>
<th>PU/PD</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>LVDS_DID_DAT /GP_I2C_DAT</td>
<td>125</td>
<td>Primary functionality DisplayID DDC data line used for LVDS flat panel detection. If primary functionality is not used it can be as General Purpose I²C bus data line.</td>
<td>I/O 3.3V OD</td>
<td>PU 2.2k 3.3V</td>
<td></td>
</tr>
<tr>
<td>LVDS_BLC_CLK</td>
<td>128</td>
<td>Control clock signal for external SSC clock chip.</td>
<td>I/O 3.3V OD</td>
<td>PU 4.7k 3.3V</td>
<td>Not supported</td>
</tr>
<tr>
<td>LVDS_BLC_DAT</td>
<td>126</td>
<td>Control data signal for external SSC clock chip.</td>
<td>I/O 3.3V OD</td>
<td>PU 4.7k 3.3V</td>
<td>Not supported</td>
</tr>
</tbody>
</table>

Table 12  SDVO Signal Descriptions

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin #</th>
<th>Description</th>
<th>I/O</th>
<th>PU/PD</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>SDVO_BCLK+</td>
<td>131, 133</td>
<td>SDVO differential pair clock lines.</td>
<td>O</td>
<td>PCIE</td>
<td>Not Supported</td>
</tr>
<tr>
<td>SDVO_BCLK-</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDVO_INT+</td>
<td>132, 134</td>
<td>SDVO differential pair interrupt input lines.</td>
<td>I</td>
<td>PCIE</td>
<td>Not Supported</td>
</tr>
<tr>
<td>SDVO_INT-</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDVO_GREEN+</td>
<td>137, 139</td>
<td>SDVO differential pair green data lines.</td>
<td>O</td>
<td>PCIE</td>
<td>Not Supported</td>
</tr>
<tr>
<td>SDVO_GREEN-</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDVO_BLUE+</td>
<td>143, 145</td>
<td>SDVO differential pair blue data lines.</td>
<td>O</td>
<td>PCIE</td>
<td>Not Supported</td>
</tr>
<tr>
<td>SDVO_BLUE-</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDVO_RED+</td>
<td>149, 151</td>
<td>SDVO differential pair red data lines.</td>
<td>O</td>
<td>PCIE</td>
<td>Not Supported</td>
</tr>
<tr>
<td>SDVO_RED-</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDVO_FLDSTALL+</td>
<td>138, 140</td>
<td>SDVO differential pair field stall lines.</td>
<td>I</td>
<td>PCIE</td>
<td>Not Supported</td>
</tr>
<tr>
<td>SDVO_FLDSTALL-</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDVO_TVCLKIN+</td>
<td>144, 146</td>
<td>SDVO differential pair TV-Out synchronization clock lines.</td>
<td>I</td>
<td>PCIE</td>
<td>Not Supported</td>
</tr>
<tr>
<td>SDVO_TVCLKIN-</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDVO_CTRL_CLK</td>
<td>152</td>
<td>PIC based control signal (clock) for SDVO device. Note: If the control bus from the SDVO device has a different signaling voltage, then a level shifting device will be required on the carrier board to properly translate the voltage level for this signal.</td>
<td>I/O 3.3V OD</td>
<td>PU 100k 3.3V</td>
<td>Not Supported</td>
</tr>
<tr>
<td>SDVO_CTRL_DAT</td>
<td>150</td>
<td>PIC based control signal (data) for SDVO device. Note: If the control bus from the SDVO device has a different signaling voltage, then a level shifting device will be required on the carrier board to properly translate the voltage level for this signal.</td>
<td>I/O 3.3V OD</td>
<td>PU 100k 3.3V</td>
<td>Not Supported</td>
</tr>
</tbody>
</table>

Note

The SDVO interface signals are shared with the signals for the DisplayPort interface and/or the TMDS interface. The conga-QAF does not support the SDVO interface.
### Table 13 DisplayPort Signal Descriptions

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin #</th>
<th>Description</th>
<th>I/O</th>
<th>PU/PD</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>DP_LANE3+</td>
<td>131</td>
<td>DisplayPort differential pair lines lane 3.</td>
<td>O PCIE</td>
<td></td>
<td>Shared with SDVO_BCLK+ and SDVO_BCLK-</td>
</tr>
<tr>
<td>DP_LANE3-</td>
<td>133</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DP_LANE2+</td>
<td>143</td>
<td>DisplayPort differential pair lines lane 2.</td>
<td>O PCIE</td>
<td></td>
<td>Shared with SDVO_BLUE+ and SDVO_BLUE-</td>
</tr>
<tr>
<td>DP_LANE2-</td>
<td>145</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DP_LANE1+</td>
<td>137</td>
<td>DisplayPort differential pair lines lane 1.</td>
<td>O PCIE</td>
<td></td>
<td>Shared with SDVO_GREEN+ and SDVO_GREEN-</td>
</tr>
<tr>
<td>DP_LANE1-</td>
<td>139</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DP_LANE0+</td>
<td>149</td>
<td>DisplayPort differential pair lines lane 0.</td>
<td>O PCIE</td>
<td></td>
<td>Shared with SDVO_RED+ and SDVO_RED-</td>
</tr>
<tr>
<td>DP_LANE0-</td>
<td>151</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DP_AUX+</td>
<td>138</td>
<td>Auxiliary channel used for link management and device control. Differential pair lines.</td>
<td>I/O PCIE</td>
<td></td>
<td>Shared with SDVO_FLDSTALL+ and SDVO_FLDSTALL-</td>
</tr>
<tr>
<td>DP_AUX-</td>
<td>140</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DP_HPD#</td>
<td>154</td>
<td>Hot plug active low detection signal that serves as an interrupt request.</td>
<td>I 3.3V PU 22k 3.3V</td>
<td></td>
<td>Should be driven by OD output. ADD2-N adapter card with 0.8V (PCIe) logic level HPD# is supported.</td>
</tr>
</tbody>
</table>

**Note:**
The DisplayPort interface signals are shared with the signals for the SDVO interface and/or the TMDS interface. SDVO interface is not supported on the conga-QAF.

### Table 14 HDMI/DVI Signal Descriptions

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin #</th>
<th>Description</th>
<th>I/O</th>
<th>PU/PD</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>TMDS_CL+</td>
<td>131</td>
<td>TMDS differential clock lines.</td>
<td>O TMDS</td>
<td></td>
<td>Passive level shifter shall use PD 499R.</td>
</tr>
<tr>
<td>TMDS_CL-</td>
<td>133</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TMDS_LANE0+</td>
<td>143</td>
<td>TMDS differential pair lines lane 0.</td>
<td>O TMDS</td>
<td></td>
<td>Passive level shifter shall use PD 499R.</td>
</tr>
<tr>
<td>TMDS_LANE0-</td>
<td>145</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TMDS_LANE1+</td>
<td>137</td>
<td>TMDS differential pair lines lane 1.</td>
<td>O TMDS</td>
<td></td>
<td>Passive level shifter shall use PD 499R.</td>
</tr>
<tr>
<td>TMDS_LANE1-</td>
<td>139</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TMDS_LANE2+</td>
<td>149</td>
<td>TMDS differential pair lines lane 2.</td>
<td>O TMDS</td>
<td></td>
<td>Passive level shifter shall use PD 499R.</td>
</tr>
<tr>
<td>TMDS_LANE2-</td>
<td>151</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HDMI_CTRL_CLK</td>
<td>152</td>
<td>DDC based control signal (clock) for HDMI/DVI device.</td>
<td>I/O 3.3V OD</td>
<td></td>
<td>Shared with SDVO_CTRL_CLK PU 10k to 3.3V shall be placed on carrier board between Qseven connector and level shifter FET, PU 2.2k to 5V shall be placed between level shifter FET and HDMI/DVI connector.</td>
</tr>
<tr>
<td>HDMI_CTRL_DAT</td>
<td>150</td>
<td>DDC based control signal (data) for HDMI device.</td>
<td>I/O 3.3V OD</td>
<td></td>
<td>Shared with SDVO_CTRL_DAT PU 10k to 3.3V shall be placed on carrier board between Qseven connector and level shifter FET, PU 2.2k to 5V shall be placed between level shifter FET and HDMI/DVI connector.</td>
</tr>
</tbody>
</table>
The TMDS interface signals are shared with the signals for the SDVO interface and/or the DisplayPort interface. SDVO interface is not supported on the conga-QAF.

### Table 15 LPC Signal Descriptions

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin #</th>
<th>Description</th>
<th>I/O</th>
<th>PU/PD</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>LPC_AD0</td>
<td>185</td>
<td>Multiplexed Command, Address and Data.</td>
<td>I/O</td>
<td>3.3V</td>
<td></td>
</tr>
<tr>
<td>LPC_AD1</td>
<td>186</td>
<td></td>
<td></td>
<td>3.3V</td>
<td></td>
</tr>
<tr>
<td>LPC_AD2</td>
<td>187</td>
<td></td>
<td></td>
<td>3.3V</td>
<td></td>
</tr>
<tr>
<td>LPC_AD3</td>
<td>188</td>
<td></td>
<td></td>
<td>3.3V</td>
<td></td>
</tr>
<tr>
<td>LPC_FRAME#</td>
<td>190</td>
<td>LPC frame indicates the start of a new cycle or the termination of a broken cycle.</td>
<td>O</td>
<td>3.3V</td>
<td></td>
</tr>
<tr>
<td>LPC_LDRQ#</td>
<td>192</td>
<td>LPC DMA request.</td>
<td>I</td>
<td>3.3V</td>
<td></td>
</tr>
<tr>
<td>LPC_CLK</td>
<td>189</td>
<td>LPC clock.</td>
<td>O</td>
<td>3.3V</td>
<td></td>
</tr>
<tr>
<td>SERIRQ</td>
<td>191</td>
<td>Serialized Interrupt.</td>
<td>I/O</td>
<td>3.3V</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>8.2k</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>3.3V</td>
<td></td>
</tr>
</tbody>
</table>

### Table 16 SPI Interface Signal Descriptions

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin #</th>
<th>Description</th>
<th>I/O</th>
<th>PU/PD</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPI_MOSI</td>
<td>199</td>
<td>Master serial output/Slave serial input signal. SPI serial output data from Qseven® module to the SPI device.</td>
<td>O</td>
<td>3.3VSB</td>
<td></td>
</tr>
<tr>
<td>SPI_MISO</td>
<td>201</td>
<td>Master serial input/Slave serial output signal. SPI serial input data from the SPI device to Qseven® module.</td>
<td>I</td>
<td>3.3VSB</td>
<td></td>
</tr>
<tr>
<td>SPI_SCK</td>
<td>203</td>
<td>SPI clock output.</td>
<td>O</td>
<td>3.3VSB</td>
<td></td>
</tr>
<tr>
<td>SPI_CS0#</td>
<td>200</td>
<td>SPI chip select 0 output.</td>
<td>O</td>
<td>3.3VSB</td>
<td></td>
</tr>
<tr>
<td>SPI_CS1#</td>
<td>202</td>
<td>SPI Chip Select 1 signal is used as the second chip select when two devices are used. Do not use when only one SPI device is used.</td>
<td>O</td>
<td>3.3VSB</td>
<td></td>
</tr>
</tbody>
</table>
### Table 18  Power and GND Signal Descriptions

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin #</th>
<th>Description</th>
<th>I/O</th>
<th>PU/PD</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC</td>
<td>211-230</td>
<td>Power Supply +5VDC ±5%.</td>
<td>P</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VCC_5V_SB</td>
<td>205-206</td>
<td>Standby Power Supply +5VDC ±5%.</td>
<td>P</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VCC_RTC</td>
<td>193</td>
<td>3 V backup cell input. VCC_RTC should be connected to a 3V backup cell for RTC operation and storage register non-volatility in the absence of system power. (VCC_RTC = 2.5 - 3.3 V).</td>
<td>P</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
## Table 19  Power Control Signal Descriptions

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin #</th>
<th>Description of Power Control signals</th>
<th>I/O</th>
<th>PU/PD</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>PWGIN</td>
<td>26</td>
<td>High active input for the Qseven® module indicates that power from the power supply is ready.</td>
<td>5V</td>
<td>PU 50k 3.3V</td>
<td>Should be driven by OD output.</td>
</tr>
<tr>
<td>PWRBTN#</td>
<td>20</td>
<td>Power Button: Low active power button input. This signal is triggered on the falling edge.</td>
<td>3.3VS</td>
<td>PU 10k 3.3VS</td>
<td></td>
</tr>
</tbody>
</table>
### Table 20  Power Management Signal Descriptions

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin #</th>
<th>Description of Power Management signals</th>
<th>I/O</th>
<th>PU/PD</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>RSTBTN#</td>
<td>28</td>
<td>Reset button input. This input may be driven active low by an external circuitry to reset the Qseven® module.</td>
<td>I 3.3V</td>
<td>PU 10k 3.3V</td>
<td></td>
</tr>
<tr>
<td>BATLOW#</td>
<td>27</td>
<td>Battery low input. This signal may be driven active low by external circuitry to signal that the system battery is low or may be used to signal some other external battery management event.</td>
<td>I 3.3VSB</td>
<td>PU 10k 3.3VSB</td>
<td></td>
</tr>
<tr>
<td>WAKE#</td>
<td>17</td>
<td>External system wake event. This may be driven active low by external circuitry to signal an external wake-up event.</td>
<td>I 3.3VSB</td>
<td>PU 10k 3.3VSB</td>
<td></td>
</tr>
<tr>
<td>SUS_STAT#</td>
<td>19</td>
<td>Suspend Status: indicates that the system will be entering a low power state soon.</td>
<td>O 3.3VSB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUS_S3#</td>
<td>18</td>
<td>S3 State: This signal shuts off power to all runtime system components that are not maintained during S3 (Suspend to Ram), S4 or S5 states. The signal SUS_S3# is necessary in order to support the optional S3 cold power state.</td>
<td>O 3.3VSB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUS_S5#</td>
<td>16</td>
<td>S5 State: This signal indicates S4 or S5 (Soft Off) state.</td>
<td>O 3.3VSB</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SLP_BTN#</td>
<td>21</td>
<td>Sleep button. Low active signal used by the ACPI operating system to transition the system into sleep state or to wake it up again. This signal is triggered on falling edge.</td>
<td>I 3.3VSB</td>
<td>PU 10k 3.3VSB</td>
<td></td>
</tr>
<tr>
<td>LID_BTN#</td>
<td>22</td>
<td>LID button. Low active signal used by the ACPI operating system to detect a LID switch and to bring system into sleep state or to wake it up again.</td>
<td>I 3.3VSB</td>
<td>PU 10k 3.3VSB</td>
<td></td>
</tr>
</tbody>
</table>

### Table 21  Miscellaneous Signal Descriptions

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin #</th>
<th>Description</th>
<th>I/O</th>
<th>PU/PD</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>WDTRIG#</td>
<td>70</td>
<td>Watchdog trigger signal. This signal restarts the watchdog timer of the Qseven® module on the falling edge of a low active pulse.</td>
<td>I 3.3V</td>
<td>PU 10k 3.3V</td>
<td></td>
</tr>
<tr>
<td>WDOUT</td>
<td>72</td>
<td>Watchdog event indicator. High active output used for signaling a missing watchdog trigger. Will be deasserted by software, system reset or a system power down.</td>
<td>O 3.3V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I2C_CLK</td>
<td>66</td>
<td>Clock line of I²C bus.</td>
<td>I/O 3.3V OD</td>
<td>PU 2.2k 3.3V</td>
<td></td>
</tr>
<tr>
<td>I2C_DAT</td>
<td>68</td>
<td>Data line of I²C bus.</td>
<td>I/O 3.3V OD</td>
<td>PU 2.2k 3.3V</td>
<td></td>
</tr>
<tr>
<td>SMB_CLK</td>
<td>60</td>
<td>Clock line of System Management Bus.</td>
<td>I/O 3.3VSB OD</td>
<td>PU 2.2k 3.3V</td>
<td></td>
</tr>
<tr>
<td>SMB_DAT</td>
<td>62</td>
<td>Data line of System Management Bus.</td>
<td>I/O 3.3VSB OD</td>
<td>PU 2.2k 3.3V</td>
<td></td>
</tr>
<tr>
<td>SMB_ALERT#</td>
<td>64</td>
<td>System Management Bus Alert input. This signal may be driven low by SMB devices to signal an event on the SM Bus.</td>
<td>I/O 3.3VSB OD</td>
<td>PU 10k 3.3V</td>
<td></td>
</tr>
</tbody>
</table>
Primary functionality is output for audio enunciator, the "speaker" in PC AT systems. When not in use for this primary purpose it can be used as General Purpose PWM Output.

Module BIOS disable input signal. Pull low to disable module's onboard BIOS. Allows off-module BIOS implementations. This signal can also be used to disable standard boot firmware flash device and enable an alternative boot firmware source, for example a bootloader.

Table 22  Manufacturing Signal Descriptions

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin #</th>
<th>Description</th>
<th>I/O</th>
<th>PU/PD</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>MFG_NC0</td>
<td>207</td>
<td>This pin is reserved for manufacturing and debugging purposes. May be used as JTAG_TCK signal for boundary scan purposes during production or as a vendor specific control signal. When used as a vendor specific control signal the multiplexer must be controlled by the MFG_NC4 signal.</td>
<td>NA</td>
<td>NA</td>
<td></td>
</tr>
<tr>
<td>MFG_NC1</td>
<td>209</td>
<td>This pin is reserved for manufacturing and debugging purposes. May be used as JTAG_TDO signal for boundary scan purposes during production. May also be used, via a multiplexer, as a UART_TX signal to connect a simple UART for firmware and boot loader implementations. In this case the multiplexer must be controlled by the MFG_NC4 signal.</td>
<td>NA</td>
<td>NA</td>
<td></td>
</tr>
<tr>
<td>MFG_NC2</td>
<td>208</td>
<td>This pin is reserved for manufacturing and debugging purposes. May be used as JTAG_TDI signal for boundary scan purposes during production. May also be used, via a multiplexer, as a UART_RX signal to connect a simple UART for firmware and boot loader implementations. In this case the multiplexer must be controlled by the MFG_NC4 signal.</td>
<td>NA</td>
<td>NA</td>
<td></td>
</tr>
<tr>
<td>MFG_NC3</td>
<td>210</td>
<td>This pin is reserved for manufacturing and debugging purposes. May be used as JTAG_TMS signal for boundary scan purposes during production. May also be used, via a multiplexer, as vendor specific BOOT signal for firmware and boot loader implementations. In this case the multiplexer must be controlled by the MFG_NC4 signal.</td>
<td>NA</td>
<td>NA</td>
<td></td>
</tr>
<tr>
<td>MFG_NC4</td>
<td>204</td>
<td>This pin is reserved for manufacturing and debugging purposes. May be used as JTAG_TRST# signal for boundary scan purposes during production. May also be used as control signal for a multiplexer circuit on the module enabling secondary function for MFG_NC0..3 (JTAG / UART). When MFG_NC4 is high active it is being used for JTAG purposes. When MFG_NC4 is low active it is being used for UART purposes.</td>
<td>NA</td>
<td>NA</td>
<td></td>
</tr>
<tr>
<td>RSVD</td>
<td>124</td>
<td>Do not connect.</td>
<td>NA</td>
<td>NA</td>
<td></td>
</tr>
</tbody>
</table>

Note

The MFG_NC0..4 pins are reserved for manufacturing and debugging purposes. It's recommended to route the signals to a connector on the carrier board.

The carrier board must not drive the MFG_NC-pins or have pull-up or pull-down resistors implemented for these signals. MFG_NC0..4 are defined to have a voltage level of 3.3V. It must be ensured that the carrier board has the correct voltage levels for JTAG/UART signals originating from the module. For this reason, a level shifting device may be required on the carrier board to guarantee that these voltage levels match.
levels are correct in order to prevent damage to the module.

More information about implementing a carrier board multiplexer can be found in the Qseven® Design Guide.

Table 23  Thermal Management Signal Descriptions

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin #</th>
<th>Description</th>
<th>I/O</th>
<th>PU/PD</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>THRM#</td>
<td>69</td>
<td>Thermal Alarm active low signal generated by the external hardware to indicate an over temperature situation. This signal can be used to initiate thermal throttling.</td>
<td>I 3.3V</td>
<td>PU 2.2k 3.3V</td>
<td></td>
</tr>
<tr>
<td>THRMTIP#</td>
<td>71</td>
<td>Thermal Trip indicates an overheating condition of the processor. If 'THRMTRIP#' goes active the system immediately transitions to the S5 State (Soft Off).</td>
<td>O 3.3VSB</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 24  Fan Control Signal Descriptions

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin #</th>
<th>Description</th>
<th>I/O</th>
<th>PU/PD</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>FAN_PWMOUT /GP_PWM_OUT1</td>
<td>196</td>
<td>Primary functionality is fan speed control. Uses the Pulse Width Modulation (PWM) technique to control the Fan's RPM based on the CPU's die temperature. When not in use for this primary purpose it can be used as General Purpose PWM Output.</td>
<td>O 3.3V OC</td>
<td>PU 10k 3.3V</td>
<td></td>
</tr>
<tr>
<td>FAN_TACHOIN /GP_TIMER_IN</td>
<td>195</td>
<td>Primary functionality is fan tachometer input. When not in use for this primary purpose it can be used as General Purpose Timer Input.</td>
<td>I 3.3V</td>
<td>PU 10k 3.3V</td>
<td></td>
</tr>
</tbody>
</table>
9 System Resources

9.1 I/O Address Assignment

The I/O address assignment of the conga-QAF module is functionally identical with a standard PC/AT. The most important addresses and the ones that differ from the standard PC/AT configuration are listed in the table below.

**Note**

The BIOS assigns PCI and PCI Express I/O resources from FFF0h downwards. Non PnP/PCI/PCI Express compliant devices must not consume I/O resources in that area.

9.1.1 LPC Bus

On the conga-QAF the PCI Bus acts as the subtractive decoding agent. All I/O cycles that are not positively decoded are forwarded to the PCI Bus not the LPC Bus. Only specified I/O ranges are forwarded to the LPC Bus. In the congatec Embedded BIOS the following I/O address ranges are sent to the LPC Bus:

- 2Eh – 2Fh
- 4Eh – 4Fh
- 60h, 64h
- 2E8h – 2EFh
- 2F8h – 2FFh
- 378h – 37Fh
- 3E8h – 3EFh
- 3F8h – 3FFh
- 778h – 77Fh
- A00h – BFFh

Parts of these ranges are not available if a Super I/O is used on the carrier board. If a Super I/O is not implemented on the carrier board then these ranges are available for customer use. If you require additional LPC Bus resources other than those mentioned above, or more information about this subject, contact congatec technical support for assistance.
### 9.2 Interrupt Request (IRQ) Lines

**Table 25** IRQ Lines in PIC mode

<table>
<thead>
<tr>
<th>IRQ#</th>
<th>Available</th>
<th>Typical Interrupt Source</th>
<th>Connected to Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>No</td>
<td>Counter 0</td>
<td>Not applicable</td>
</tr>
<tr>
<td>1</td>
<td>No</td>
<td>Keyboard</td>
<td>Not applicable</td>
</tr>
<tr>
<td>2</td>
<td>No</td>
<td>Cascade Interrupt from Slave PIC</td>
<td>Not applicable</td>
</tr>
<tr>
<td>3</td>
<td>Yes</td>
<td>IRQ3 via SERIRQ</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>Yes</td>
<td>IRQ4 via SERIRQ</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>Yes</td>
<td>IRQ5 via SERIRQ</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>Yes</td>
<td>IRQ6 via SERIRQ</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>Yes</td>
<td>IRQ7 via SERIRQ</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>No</td>
<td>Real-time Clock</td>
<td>Not applicable</td>
</tr>
<tr>
<td>9</td>
<td>No</td>
<td>SCI</td>
<td>Not applicable</td>
</tr>
<tr>
<td>10</td>
<td>Yes</td>
<td>IRQ10 via SERIRQ</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>Yes</td>
<td>IRQ11 via SERIRQ</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>Yes</td>
<td>IRQ12 via SERIRQ</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>No</td>
<td>Math processor</td>
<td>Not applicable</td>
</tr>
<tr>
<td>14</td>
<td>Note</td>
<td>IDE Controller 0 (IDE0) / Generic</td>
<td>IRQ14 via SERIRQ</td>
</tr>
<tr>
<td>15</td>
<td>Note</td>
<td>IDE Controller 1 (IDE1) / Generic</td>
<td>IRQ15 via SERIRQ</td>
</tr>
</tbody>
</table>

**Note**

*If the SATA interface mode configuration in BIOS setup is NOT set to legacy IDE mode, IRQ14 and 15 are free for LPC bus.*
### Table 26 IRQ Lines in APIC mode

<table>
<thead>
<tr>
<th>IRQ#</th>
<th>Available</th>
<th>Typical Interrupt Source</th>
<th>Connected to Pin / Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>No</td>
<td>Counter 0</td>
<td>Not applicable</td>
</tr>
<tr>
<td>1</td>
<td>No</td>
<td>Keyboard</td>
<td>Not applicable</td>
</tr>
<tr>
<td>2</td>
<td>No</td>
<td>Cascade Interrupt from Slave PIC</td>
<td>Not applicable</td>
</tr>
<tr>
<td>3</td>
<td>Yes</td>
<td></td>
<td>IRQ3 via SERIRQ</td>
</tr>
<tr>
<td>4</td>
<td>Yes</td>
<td></td>
<td>IRQ4 via SERIRQ</td>
</tr>
<tr>
<td>5</td>
<td>Yes</td>
<td></td>
<td>IRQ5 via SERIRQ</td>
</tr>
<tr>
<td>6</td>
<td>Yes</td>
<td></td>
<td>IRQ6 via SERIRQ</td>
</tr>
<tr>
<td>7</td>
<td>Yes</td>
<td></td>
<td>IRQ7 via SERIRQ</td>
</tr>
<tr>
<td>8</td>
<td>No</td>
<td>Real-time Clock</td>
<td>Not applicable</td>
</tr>
<tr>
<td>9</td>
<td>No</td>
<td>SCI</td>
<td>Not applicable</td>
</tr>
<tr>
<td>10</td>
<td>Yes</td>
<td></td>
<td>IRQ10 via SERIRQ</td>
</tr>
<tr>
<td>11</td>
<td>Yes</td>
<td></td>
<td>IRQ11 via SERIRQ</td>
</tr>
<tr>
<td>12</td>
<td>Yes</td>
<td></td>
<td>IRQ12 via SERIRQ</td>
</tr>
<tr>
<td>13</td>
<td>No</td>
<td>Math processor</td>
<td>Not applicable</td>
</tr>
<tr>
<td>14</td>
<td>Note 1</td>
<td>IDE Controller 0 (IDE0) / Generic</td>
<td>IRQ14 via SERIRQ</td>
</tr>
<tr>
<td>15</td>
<td>Note 1</td>
<td>IDE Controller 1 (IDE1) / Generic</td>
<td>IRQ15 via SERIRQ</td>
</tr>
<tr>
<td>16</td>
<td>No</td>
<td>PIRQA, PCI Express Root Port 0/4, onboard Gigabit LAN Controller, PCI Express Port 0 (see Note 2), Main HDA Controller</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>No</td>
<td>PIRQB, PCI Express Root Port 1, PCI Express Port 1 (see Note 2), EHCI Host Controller 0, EHCI Host Controller 1</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>No</td>
<td>PIRQC, PCI Express Root Port 2, PCI Express Port 2 (see Note 2), OHCI Host Controller 0, OHCI Host Controller 1, Integrated Graphics Controller</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>No</td>
<td>PIRQD, PCI Express Root Port 3, PCI Express Port 3 (see Note 2), Chipset IDE Controller 0 (SATA Ports), HDMI / DisplayPort HDA Controller (for HDMI/DisplayPort integrated audio only)</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>Yes</td>
<td></td>
<td>PIRQE</td>
</tr>
<tr>
<td>21</td>
<td>Yes</td>
<td></td>
<td>PIRQF</td>
</tr>
<tr>
<td>22</td>
<td>Yes</td>
<td></td>
<td>PIRQG</td>
</tr>
<tr>
<td>23</td>
<td>Yes</td>
<td></td>
<td>PIRQH</td>
</tr>
</tbody>
</table>

In APIC mode, the PCI bus interrupt lines are connected with IRQ 20, 21, 22 and 23.

**Note**

1. If the SATA interface mode configuration in BIOS setup is NOT set to legacy IDE mode IRQ14 and 15 are free for LPC bus.

2. **Interrupt used if a single function PCI Express device is connected to the respective PCI Express port.**
# 9.3 PCI Configuration Space Map

Table 27  PCI Configuration Space Map

<table>
<thead>
<tr>
<th>Bus Number (hex)</th>
<th>Device Number (hex)</th>
<th>Function Number (hex)</th>
<th>PCI Interrupt Routing</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>N.A.</td>
<td>Host Bridge</td>
</tr>
<tr>
<td>00h</td>
<td>01h</td>
<td>00h</td>
<td>Internal</td>
<td>Integrated Graphics Controller (VGA)</td>
</tr>
<tr>
<td>00h</td>
<td>01h</td>
<td>01h</td>
<td>Internal</td>
<td>HDMI / DisplayPort HDA Controller (for HDMI/DisplayPort integrated audio only)</td>
</tr>
<tr>
<td>00h (see Note 1)</td>
<td>04h</td>
<td>00h</td>
<td>Internal</td>
<td>PCI Express Root Port 0</td>
</tr>
<tr>
<td>00h (see Note 1)</td>
<td>05h</td>
<td>00h</td>
<td>Internal</td>
<td>PCI Express Root Port 1</td>
</tr>
<tr>
<td>00h (see Note 1)</td>
<td>06h</td>
<td>00h</td>
<td>Internal</td>
<td>PCI Express Root Port 2</td>
</tr>
<tr>
<td>00h (see Note 1)</td>
<td>07h</td>
<td>00h</td>
<td>Internal</td>
<td>PCI Express Root Port 3</td>
</tr>
<tr>
<td>00h</td>
<td>11h</td>
<td>00h</td>
<td>Internal</td>
<td>Chipset IDE Controller 0 (SATA Ports)</td>
</tr>
<tr>
<td>00h</td>
<td>12h</td>
<td>00h</td>
<td>Internal</td>
<td>OHCI Host Controller 0</td>
</tr>
<tr>
<td>00h</td>
<td>12h</td>
<td>02h</td>
<td>Internal</td>
<td>EHCI Host Controller 0</td>
</tr>
<tr>
<td>00h</td>
<td>13h</td>
<td>00h</td>
<td>Internal</td>
<td>OHCI Host Controller 1</td>
</tr>
<tr>
<td>00h</td>
<td>13h</td>
<td>02h</td>
<td>Internal</td>
<td>EHCI Host Controller 1</td>
</tr>
<tr>
<td>00h</td>
<td>14h</td>
<td>00h</td>
<td>N.A.</td>
<td>SMBus Host Controller</td>
</tr>
<tr>
<td>00h</td>
<td>14h</td>
<td>02h</td>
<td>Internal</td>
<td>High Definition Audio Controller</td>
</tr>
<tr>
<td>00h</td>
<td>14h</td>
<td>03h</td>
<td>N.A.</td>
<td>PCI to LPC Bridge</td>
</tr>
<tr>
<td>00h</td>
<td>14h</td>
<td>04h</td>
<td>N.A.</td>
<td>PCI to PCI Bridge</td>
</tr>
<tr>
<td>00h</td>
<td>15h</td>
<td>00h</td>
<td>Internal</td>
<td>PCI Express Root Port for on-module Gigabit LAN Controller</td>
</tr>
<tr>
<td>00h</td>
<td>18h</td>
<td>00h</td>
<td>N.A.</td>
<td>Chipset Configuration Registers</td>
</tr>
<tr>
<td>00h</td>
<td>18h</td>
<td>01h</td>
<td>N.A.</td>
<td>Chipset Configuration Registers</td>
</tr>
<tr>
<td>00h</td>
<td>18h</td>
<td>02h</td>
<td>N.A.</td>
<td>Chipset Configuration Registers</td>
</tr>
<tr>
<td>00h</td>
<td>18h</td>
<td>03h</td>
<td>N.A.</td>
<td>Chipset Configuration Registers</td>
</tr>
<tr>
<td>00h</td>
<td>18h</td>
<td>04h</td>
<td>N.A.</td>
<td>Chipset Configuration Registers</td>
</tr>
<tr>
<td>00h</td>
<td>18h</td>
<td>05h</td>
<td>N.A.</td>
<td>Chipset Configuration Registers</td>
</tr>
<tr>
<td>00h</td>
<td>18h</td>
<td>06h</td>
<td>N.A.</td>
<td>Chipset Configuration Registers</td>
</tr>
<tr>
<td>00h</td>
<td>18h</td>
<td>07h</td>
<td>N.A.</td>
<td>Chipset Configuration Registers</td>
</tr>
<tr>
<td>01h (see Note 2)</td>
<td>00h</td>
<td>00h</td>
<td>Internal</td>
<td>PCI Express Port 0</td>
</tr>
<tr>
<td>02h (see Note 2)</td>
<td>00h</td>
<td>00h</td>
<td>Internal</td>
<td>PCI Express Port 1</td>
</tr>
<tr>
<td>03h (see Note 2)</td>
<td>00h</td>
<td>00h</td>
<td>Internal</td>
<td>PCI Express Port 2</td>
</tr>
<tr>
<td>04h (see Note 2)</td>
<td>00h</td>
<td>00h</td>
<td>Internal</td>
<td>PCI Express Port 3</td>
</tr>
<tr>
<td>05h (see Note 2)</td>
<td>00h</td>
<td>00h</td>
<td>Internal</td>
<td>Onboard Gigabit LAN Controller</td>
</tr>
</tbody>
</table>
Note

1. The PCI Express root ports are only visible if the PCI Express port is set to “Enabled” in the BIOS setup program and a device is attached to the corresponding PCI Express port on the carrier board.

2. The above table represents a case when a single function PCIe device is connected to all possible slots on the carrier board. The given bus numbers will change based on the actual configuration of the hardware.

### 9.4 PCI Interrupt Routing Map

#### Table 28 PCI Interrupt Routing Map

<table>
<thead>
<tr>
<th>PIRQ</th>
<th>APIC Mode IRQ</th>
<th>VGA</th>
<th>HDA (HDMI / DP)</th>
<th>OHCI 0</th>
<th>OHCI 1</th>
<th>EHCI 0</th>
<th>EHCI 1</th>
<th>SMBus</th>
<th>IDE0 (SATA)</th>
<th>HDA (Main)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>16</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>x</td>
</tr>
<tr>
<td>B</td>
<td>17</td>
<td></td>
<td></td>
<td>x</td>
<td>x</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>18</td>
<td>x</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>19</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>x</td>
</tr>
<tr>
<td>E</td>
<td>20</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F</td>
<td>21</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>G</td>
<td>22</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>H</td>
<td>23</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### PCI Interrupt Routing Map (continued)

<table>
<thead>
<tr>
<th>PIRQ</th>
<th>PCI-EX Root Port 0</th>
<th>PCI-EX Root Port 1</th>
<th>PCI-EX Root Port 2</th>
<th>PCI-EX Root Port 3</th>
<th>PCI-EX Root Port 4</th>
<th>PCI-EX Port 0</th>
<th>PCI-EX Port 1</th>
<th>PCI-EX Port 2</th>
<th>PCI-EX Port 3</th>
<th>LAN</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>x</td>
<td></td>
<td></td>
<td>x</td>
<td>x</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B</td>
<td></td>
<td>x</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C</td>
<td></td>
<td></td>
<td>x</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D</td>
<td></td>
<td></td>
<td></td>
<td>x</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>G</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Note

1 Interrupt used by single function PCI Express devices (INTA).
2 Interrupt used by multifunction PCI Express devices (INTB).
3 Interrupt used by multifunction PCI Express devices (INTC).
4 Interrupt used by multifunction PCI Express devices (INTD).

9.5 I²C Bus

There are no onboard resources connected to the I²C bus. Address 16h is reserved for congatec Battery Management solutions.

9.6 SM Bus

System Management (SM) bus signals are connected to the AMD Controller Hub A55E and the SM bus is not intended to be used by off-board non-system management devices. For more information about this subject contact congatec technical support.
10 BIOS Setup Description

The following section describes the BIOS setup program. The BIOS setup program can be used to view and change the BIOS settings for the module. Only experienced users should change the default BIOS settings.

10.1 Entering the BIOS Setup Program.

The BIOS setup program can be accessed by pressing the <DEL> or <F2> key during POST.

10.1.1 Boot Selection Popup

The BIOS offers the possibility to access a Boot Selection Popup menu by pressing the <F11> key during POST. If this option is used, a selection will be displayed immediately after POST allowing the operator to select either the boot device that should be used or an option to enter the BIOS setup program.

10.2 Setup Menu and Navigation

The congatec BIOS setup screen is composed of the menu bar and two main frames. The menu bar is shown below:

<table>
<thead>
<tr>
<th>Main</th>
<th>Advanced</th>
<th>Boot</th>
<th>Security</th>
<th>Save &amp; Exit</th>
</tr>
</thead>
</table>

The left frame displays all the options that can be configured in the selected menu. Grayed-out options cannot be configured. Only the blue options can be configured. When an option is selected, it is highlighted in white.

The right frame displays the key legend. Above the key legend is an area reserved for text messages. These text messages explain the options and the possible impacts when changing the selected option in the left frame.

Note

Entries in the option column that are displayed in bold print indicate BIOS default values.

The setup program uses a key-based navigation system. Most of the keys can be used at any time while in setup. The table below explains the supported keys:
Key | Description
--- | ---
← → | Left/Right | Select a setup menu (e.g. Main, Boot, Exit).
↑ ↓ | Up/Down | Select a setup item or sub menu.
+ - | Plus/Minus | Change the field value of a particular setup item.
Tab |  | Select setup fields (e.g. in date and time).
F1 |  | Display General Help screen.
F2 |  | Load previous settings.
F9 |  | Load optimal default settings.
F10 |  | Save changes and exit setup.
ESC |  | Discard changes and exit setup.
ENTER |  | Display options of a particular setup item or enter submenu.

## 10.3 Main Setup Screen

When you first enter the BIOS setup, you will enter the Main setup screen. You can always return to the Main setup screen by selecting the Main tab. The Main screen reports BIOS, processor, memory and board information and is for configuring the system date and time.

<table>
<thead>
<tr>
<th>Feature</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BIOS Information</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Main BIOS Version</td>
<td>no option</td>
<td>Displays the main BIOS version.</td>
</tr>
<tr>
<td>OEM BIOS Version</td>
<td>no option</td>
<td>Displays the additional OEM BIOS version.</td>
</tr>
<tr>
<td>Build Date</td>
<td>no option</td>
<td>Displays the date the BIOS was built.</td>
</tr>
<tr>
<td>Board Information</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Product Revision</td>
<td>no option</td>
<td>Displays the hardware revision of the board.</td>
</tr>
<tr>
<td>Serial Number</td>
<td>no option</td>
<td>Displays the serial number of the board.</td>
</tr>
<tr>
<td>BC Firmware Rev.</td>
<td>no option</td>
<td>Displays the revision of the congatec board controller.</td>
</tr>
<tr>
<td>MAC Address</td>
<td>no option</td>
<td>Displays the MAC address of the onboard Ethernet controller.</td>
</tr>
<tr>
<td>Boot Counter</td>
<td>no option</td>
<td>Displays the number of boot-ups. (max. 16777215).</td>
</tr>
<tr>
<td>Running Time</td>
<td>no option</td>
<td>Displays the time the board is running [in hours max. 65535].</td>
</tr>
<tr>
<td>Memory Information</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Total Memory</td>
<td>no option</td>
<td>Displays amount of installed memory.</td>
</tr>
<tr>
<td>Memory Clock</td>
<td>no option</td>
<td>Displays current memory clock.</td>
</tr>
<tr>
<td>CPU Information</td>
<td></td>
<td>Displays CPU type and feature information.</td>
</tr>
</tbody>
</table>

Copyright © 2015 congatec AG
### Feature Options Description

<table>
<thead>
<tr>
<th>Feature</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>System Date</td>
<td>Day of the week, month/day/year</td>
<td>Specifies the current system date. Note: The date is in month/day/year format.</td>
</tr>
<tr>
<td>System Time</td>
<td>Hour:Minute:Second</td>
<td>Specifies the current system time. Note: The time is in 24 hour format.</td>
</tr>
</tbody>
</table>

## 10.4 Advanced Setup

Select the Advanced tab from the setup menu to enter the Advanced BIOS Setup screen. The menu is used for setting advanced features:

### Main
- Graphics Configuration
- Watchdog Configuration
- PCI & PCI Express Configuration
- ACPI Configuration
- RTC Wake Settings
- CPU Configuration
- Chipset Configuration
- Hardware Health Monitoring
- SATA Configuration
- USB Configuration
- Super I/O Configuration
- Serial Port Console Redirection

### 10.4.1 Graphics Configuration Submenu

<table>
<thead>
<tr>
<th>Feature</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Primary Graphics Device</td>
<td>IGD PCI/PCle</td>
<td>Select primary graphics adapter to be used during boot up. IGD: Internal Graphics Device PCI/PCle: Try to use external standard PCI Express Graphics Device. If not present, IGD is used.</td>
</tr>
<tr>
<td>Integrated Graphics Device</td>
<td>Auto Configuration Disabled Manual Configuration</td>
<td>Deactivate IGD or select frame buffer configuration mode. In auto mode, the frame buffer size will be defined based on the amount of physical memory present.</td>
</tr>
<tr>
<td>Feature</td>
<td>Options</td>
<td>Description</td>
</tr>
<tr>
<td>-------------------------</td>
<td>---------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>IGD Framebuffer Size</td>
<td>32M, 64M, 128M, 256M, 512M</td>
<td>Only visible if IGD is set to manual configuration. Set fixed graphics frame buffer size for IGD. The graphics driver may allocate additional memory.</td>
</tr>
<tr>
<td>Display Channel 0 Output</td>
<td>LVDS, Disabled</td>
<td>Define output mode and connection of the integrated digital display channel 0.</td>
</tr>
<tr>
<td>Display Channel 1 Output</td>
<td>DisplayPort B, HDMI B, Disabled</td>
<td>Define output mode and connection of the integrated digital display channel 1.</td>
</tr>
<tr>
<td>IGD Boot Display Device</td>
<td>Auto, Display Channel 0, Display Channel 1, Display Channel 0 + 1</td>
<td>Select the IGD display device(s) used for boot up.</td>
</tr>
<tr>
<td>Always Try Auto Panel Detect</td>
<td>No, Yes</td>
<td>If set to ‘Yes’ the BIOS will first look for an EDID data set in an external EEPROM to configure the LVDS flat panel output. Only if no external EDID data set can be found, the data set selected under ‘Local Flat Panel Type’ will be used as fallback data set.</td>
</tr>
<tr>
<td>Local Flat Panel Type</td>
<td>Auto, VGA 640x480 1x18 (002h), VGA 640x480 1x18 (013h), WVGA 800x480 1x24 (01Bh), SVGA 800x600 1x18 (01Ah), XGA 1024x768 1x18 (006h), XGA 1024x768 2x18 (007h), XGA 1024x768 1x24 (008h), XGA 1024x768 2x24 (012h), WXGA 1280x768 1x24 (01Ch), SXGA 1280x1024 2x24 (00Ah), SXGA 1280x1024 2x24 (018h), UXGA 1600x1200 2x24 (00Ch), WUXGA 1920x1200 2x18 (015h), WUXGA 1920x1200 2x24 (00Dh), Customized EDID™ 1, Customized EDID™ 2, Customized EDID™ 3</td>
<td>Select a predefined LFP type or choose Auto to let the BIOS automatically detect and configure the attached LVDS panel. Auto detection is performed by reading an EDID data set via the video I²C bus. The number in brackets specifies the congatec internal number of the respective panel data set. Note: Customized EDID™ utilizes an OEM defined EDID™ data set stored in the BIOS flash device.</td>
</tr>
<tr>
<td>Backlight Inverter Type</td>
<td>None, PWM, I2C</td>
<td>Select the type of backlight inverter used. PWM = Use IGD PWM signal. I2C = Use I2C backlight inverter device connected to the video I²C bus.</td>
</tr>
<tr>
<td>PWM Inverter Frequency (Hz)</td>
<td>200-40000</td>
<td>Only visible if Backlight Inverter Type is set to PWM. Set the PWM inverter frequency in Hertz.</td>
</tr>
<tr>
<td>Backlight Setting</td>
<td>0%, 10%, 25%, 40%, 50%, 60%, 75%, 90%, 100%</td>
<td>Actual backlight value in percent of the maximum setting.</td>
</tr>
</tbody>
</table>
### Feature Options Description

<table>
<thead>
<tr>
<th>Feature</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inhibit Backlight</td>
<td>No</td>
<td>Decide whether the backlight on signal should be activated when the panel is activated or whether it should remain inhibited until the end of BIOS POST or permanently.</td>
</tr>
<tr>
<td></td>
<td>Permanent</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Until End Of POST</td>
<td></td>
</tr>
<tr>
<td>Invert Backlight Setting</td>
<td>No</td>
<td>Allow to invert backlight control values if required for the actual backlight hardware controller.</td>
</tr>
<tr>
<td></td>
<td>Yes</td>
<td></td>
</tr>
</tbody>
</table>

#### 10.4.2 Watchdog Configuration Submenu

<table>
<thead>
<tr>
<th>Feature</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>POST Watchdog</td>
<td>Disabled</td>
<td>Select the timeout value for the POST watchdog.</td>
</tr>
<tr>
<td></td>
<td>30sec</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1min</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2min</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5min</td>
<td></td>
</tr>
<tr>
<td></td>
<td>10min</td>
<td></td>
</tr>
<tr>
<td></td>
<td>30min</td>
<td></td>
</tr>
<tr>
<td></td>
<td>30sec</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1min</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2min</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5min</td>
<td></td>
</tr>
<tr>
<td></td>
<td>10min</td>
<td></td>
</tr>
<tr>
<td></td>
<td>30min</td>
<td></td>
</tr>
<tr>
<td></td>
<td>One time Trigger</td>
<td>Selects the operating mode of the runtime watchdog. This watchdog will be initialized just before the operating system starts booting. If set to ‘One time Trigger’ the watchdog will be disabled after the first trigger. If set to ‘Single Event’, every stage will be executed only once, then the watchdog will be disabled. If set to ‘Repeated Event’ the last stage will be executed repeatedly until a reset occurs.</td>
</tr>
<tr>
<td></td>
<td>Single Event</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Repeated Event</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Delay</td>
<td>Disabled</td>
<td>Select the delay time before the runtime watchdog becomes active. This ensures that an operating system has enough time to load.</td>
</tr>
<tr>
<td></td>
<td>10sec</td>
<td></td>
</tr>
<tr>
<td></td>
<td>30sec</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1min</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2min</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5min</td>
<td></td>
</tr>
<tr>
<td></td>
<td>10min</td>
<td></td>
</tr>
<tr>
<td></td>
<td>30min</td>
<td></td>
</tr>
<tr>
<td>Event 1</td>
<td>NMI</td>
<td>Selects the type of event that will be generated when timeout 1 is reached. For more information about ‘ACPI Event’ see note below.</td>
</tr>
<tr>
<td></td>
<td>ACPI Event</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Power Button</td>
<td></td>
</tr>
<tr>
<td>Event 2</td>
<td>Disabled</td>
<td>Selects the type of event that will be generated when timeout 2 is reached. For more information about ‘ACPI Event’ see note below.</td>
</tr>
<tr>
<td></td>
<td>NMI</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ACPI Event</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Power Button</td>
<td></td>
</tr>
</tbody>
</table>
### Feature Options Description

<table>
<thead>
<tr>
<th>Feature</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Event 3</td>
<td>Disabled</td>
<td>Selects the type of event that will be generated when timeout 3 is reached. For more information about ‘ACPI Event’ see note below.</td>
</tr>
<tr>
<td></td>
<td>NMI</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ACPI Event</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reset</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Power Button</td>
<td></td>
</tr>
<tr>
<td>Timeout 1</td>
<td>0.5sec</td>
<td>Selects the timeout value for the first stage watchdog event.</td>
</tr>
<tr>
<td></td>
<td>1sec</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2sec</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5sec</td>
<td></td>
</tr>
<tr>
<td></td>
<td>10sec</td>
<td></td>
</tr>
<tr>
<td></td>
<td>30sec</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1min</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2min</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5min</td>
<td></td>
</tr>
<tr>
<td></td>
<td>10min</td>
<td></td>
</tr>
<tr>
<td></td>
<td>30min</td>
<td></td>
</tr>
</tbody>
</table>

| Timeout 2      | see above              | Selects the timeout value for the second stage watchdog event.               |
| Timeout 3      | see above              | Selects the timeout value for the third stage watchdog event.               |
| Watchdog ACPI  | Shutdown               | Select the operating system event that is initiated by the watchdog ACPI event. These options perform a critical but orderly operating system shutdown or restart. |
| Event          | Restart                |                                                                             |

**Note**

In ACPI mode it is not possible for a “Watchdog ACPI Event” handler to directly restart or shutdown the OS. For this reason, the congatec BIOS will do one of the following:

For Shutdown: An over temperature notification is executed. This causes the OS to shut down in an orderly fashion.

For Restart: An ACPI fatal error is reported to the OS.

### 10.4.3 PCI &PCI Express Configuration Submenu

<table>
<thead>
<tr>
<th>Feature</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCI ROM Priority</td>
<td>Legacy ROM</td>
<td>Specify which PCI option ROM to launch in case multiple option ROMs (legacy and EFI compatible) are present.</td>
</tr>
<tr>
<td></td>
<td>EFI Compatible ROM</td>
<td></td>
</tr>
<tr>
<td>Launch PXE Option ROM</td>
<td>Disabled</td>
<td>Enable or disable start of PXE option ROMs for external legacy network devices.</td>
</tr>
<tr>
<td></td>
<td>Enabled</td>
<td></td>
</tr>
<tr>
<td>Feature</td>
<td>Options</td>
<td>Description</td>
</tr>
<tr>
<td>-------------------------------</td>
<td>---------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>Launch Storage Option ROM</td>
<td>Disabled/Enabled</td>
<td>Enable or disable start of option ROMs for legacy mass storage devices.</td>
</tr>
<tr>
<td>PCI Settings</td>
<td></td>
<td></td>
</tr>
<tr>
<td>PCI Latency Timer</td>
<td>32, 64, 96, 128, 160, 192, 224, 248 PCI Bus Clocks</td>
<td>Select value to be programmed into PCI latency timer register.</td>
</tr>
<tr>
<td>VGA Palette Snoop</td>
<td>Disabled/Enabled</td>
<td>Enable or disable VGA palette registers snooping.</td>
</tr>
<tr>
<td>PERR# Generation</td>
<td>Disabled/Enabled</td>
<td>Enable or disable PCI device SERR# generation.</td>
</tr>
<tr>
<td>SERR# Generation</td>
<td>Disabled/Enabled</td>
<td>Enable or disable PCI device SERR# generation.</td>
</tr>
<tr>
<td>►PIIRQ Routing</td>
<td>submenu</td>
<td>Opens the PIIRQ routing submenu.</td>
</tr>
<tr>
<td>PCI Express Device &amp; Link</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Settings</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Relaxed Ordering</td>
<td>Disabled/Enabled</td>
<td>Enable or disable PCI Express device relaxed ordering.</td>
</tr>
<tr>
<td>Extended Tag</td>
<td>Disabled/Enabled</td>
<td>If enabled a device may use an 8-bit tag filed as a requester.</td>
</tr>
<tr>
<td>No Snoop</td>
<td>Disabled/Enabled</td>
<td>Enable or disable PCI Express device ‘No Snoop’ option.</td>
</tr>
<tr>
<td>Maximum Payload</td>
<td>Auto/128 Bytes, 256 Bytes, 512 Bytes, 1024 Bytes, 2048 Bytes, 4096 Bytes</td>
<td>Set maximum payload of PCI Express devices or allow system BIOS to select the value.</td>
</tr>
<tr>
<td>Maximum Read Request</td>
<td>Auto/128 Bytes, 256 Bytes, 512 Bytes, 1024 Bytes, 2048 Bytes, 4096 Bytes</td>
<td>Set maximum read request size of PCI Express devices or allow system BIOS to select the value.</td>
</tr>
<tr>
<td>Extended Synch</td>
<td>Disabled/Enabled</td>
<td>If enabled, the generation of extended PCI Express synchronization patterns is allowed.</td>
</tr>
</tbody>
</table>
### 10.4.3.1 PIRQ Routing Submenu

<table>
<thead>
<tr>
<th>Feature</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
</table>
| PIRQA   | Auto    | Set interrupt for selected PIRQ. Refer to the module’s resource list of devices connected to the respective PIRQ.  
                *Note: These settings will only be effective while operating in PIC (non IOAPIC) interrupt mode.* |
|         | IRQ3    |             |
|         | IRQ4    |             |
|         | IRQ6    |             |
|         | IRQ7    |             |
|         | IRQ10   |             |
|         | IRQ11   |             |
|         | IRQ14   |             |
|         | IRQ15   |             |
| PIRQB   | See above | See above |
| PIRQC   | See above | See above |
| PIRQD   | See above | See above |
| PIRQE   | See above | See above |
| PIRQF   | See above | See above |
| PIRQG   | See above | See above |
| PIRQH   | See above | See above |

### 10.4.4 ACPI Configuration Submenu

<table>
<thead>
<tr>
<th>Feature</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hibernation Support</td>
<td>Disabled, <strong>Enabled</strong></td>
<td>Enable or disable system ability to hibernate (operating system S4 sleep state). This option may not be effective with some operating systems.</td>
</tr>
<tr>
<td>ACPI Sleep State</td>
<td>Suspend Disabled, <strong>S3 (Suspend to RAM)</strong></td>
<td>Select the state used for ACPI system suspend.</td>
</tr>
<tr>
<td>S3 Video Repost</td>
<td>Disabled, <strong>Enabled</strong></td>
<td>Enable or disable video BIOS re-post on S3 resume. Required by some operating systems.</td>
</tr>
<tr>
<td>USB Device Wakeup From S3 or S4</td>
<td>Disabled, <strong>Enabled</strong></td>
<td>Enable or disable USB device wakeup support from S3 or S4. Additional operating systems may be required as well.</td>
</tr>
<tr>
<td>Active Trip Point</td>
<td><strong>Disabled</strong>, 20, 30, 40, 50, 60, 70, 80, 90, 95°C</td>
<td>Specifies the temperature threshold at which the ACPI aware OS turns the fan on/off.</td>
</tr>
<tr>
<td>Passive Trip Point</td>
<td><strong>Disabled</strong>, 60, 70, 80, 90, 95°C</td>
<td>Specifies the temperature threshold at which the ACPI aware OS starts/stops CPU clock throttling.</td>
</tr>
<tr>
<td>LID Button Support</td>
<td>Disabled, <strong>Enabled</strong></td>
<td>Activate ACPI LID button support.</td>
</tr>
<tr>
<td>Sleep Button Support</td>
<td>Disabled, <strong>Enabled</strong></td>
<td>Activate ACPI sleep button support.</td>
</tr>
</tbody>
</table>
### 10.4.5 RTC Wake Settings Submenu

<table>
<thead>
<tr>
<th>Feature</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Wake System At Fixed Time</td>
<td>Disabled</td>
<td>Enable system to wake from S5 using RTC alarm.</td>
</tr>
<tr>
<td></td>
<td>Enabled</td>
<td></td>
</tr>
<tr>
<td>Wake up hour</td>
<td></td>
<td>Specify wake up hour.</td>
</tr>
<tr>
<td>Wake up minute</td>
<td></td>
<td>Specify wake up minute.</td>
</tr>
<tr>
<td>Wake up second</td>
<td></td>
<td>Specify wake up second.</td>
</tr>
</tbody>
</table>

### 10.4.6 CPU Configuration Submenu

<table>
<thead>
<tr>
<th>Feature</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Limit CPUID Maximum</td>
<td>Disabled</td>
<td>When enabled, the processor will limit the maximum CPUID input value to 03h when queried, even if the processor supports a higher CPUID input value. When disabled, the processor will return the actual maximum CPUID input value of the processor when queried. Limiting the CPUID input value may be required for older operating systems that cannot handle the extra CPUID information returned when using the full CPUID input value.</td>
</tr>
<tr>
<td></td>
<td>Enabled</td>
<td></td>
</tr>
<tr>
<td>AMD PowerNow! Support</td>
<td>Disabled</td>
<td>Enable or disable support for AMD PowerNow! Technology. Allows operating systems to control CPU performance states.</td>
</tr>
<tr>
<td></td>
<td>Enabled</td>
<td></td>
</tr>
<tr>
<td>Maximum OS P-State</td>
<td>P-State 0</td>
<td>Select the maximum CPU performance state the operating system should support. Higher numbers mean lower performance. P-state 0 is the highest performance state.</td>
</tr>
<tr>
<td></td>
<td>P-State 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>P-State 2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>P-State 3</td>
<td></td>
</tr>
<tr>
<td></td>
<td>P-State 4</td>
<td></td>
</tr>
<tr>
<td>Maximum Power Up P-State</td>
<td>P-State 0</td>
<td>Select the maximum CPU performance state to be set at power up. Higher numbers mean lower performance. P-state 0 is the highest performance state.</td>
</tr>
<tr>
<td></td>
<td>P-State 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>P-State 2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>P-State 3</td>
<td></td>
</tr>
<tr>
<td></td>
<td>P-State 4</td>
<td></td>
</tr>
<tr>
<td>NX Mode</td>
<td>Disabled</td>
<td>Enable or disable the ‘no-execute’ page protection function.</td>
</tr>
<tr>
<td></td>
<td>Enabled</td>
<td></td>
</tr>
<tr>
<td>Virtualization Technology</td>
<td>Disabled</td>
<td>When enabled, a Virtual Machine Manager (VMM) can utilize the integrated hardware virtualization support.</td>
</tr>
<tr>
<td></td>
<td>Enabled</td>
<td></td>
</tr>
<tr>
<td>C6 Support</td>
<td>Disabled</td>
<td>Enable or disable CPU C6 low power state support.</td>
</tr>
<tr>
<td></td>
<td>Enabled</td>
<td></td>
</tr>
<tr>
<td>Core Performance Boost</td>
<td>Auto</td>
<td>Controls usage of boosted CPU P-states, i.e. P-states above the standard CPU P-state limit. Availability of boosted P-states depends on CPU type and revision, actual usage on total CPU/GPU power consumption.</td>
</tr>
<tr>
<td></td>
<td>Disabled</td>
<td></td>
</tr>
</tbody>
</table>
### Chipset Configuration Submenu

<table>
<thead>
<tr>
<th>Feature</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory Bank Interleaving</td>
<td>Disabled, Enabled</td>
<td>Enable or disable memory bank interleaving.</td>
</tr>
<tr>
<td>Memory Bus Clock</td>
<td>Auto 400MHz (DDR3-800) 533MHz (DDR3-1066)</td>
<td>Select or limit memory frequency.</td>
</tr>
<tr>
<td>HDA Controller</td>
<td>Auto Disabled, Enabled</td>
<td>Control activation of the High Definition Audio controller.</td>
</tr>
<tr>
<td>HDMI/DP Audio Support</td>
<td>Disabled, Enabled</td>
<td>Enable or disable HDMI/DisplayPort integrated audio support.</td>
</tr>
<tr>
<td>Onboard LAN</td>
<td>Disabled, Enabled</td>
<td>Enable or disable the onboard Ethernet controller.</td>
</tr>
<tr>
<td>Launch Onboard LAN PXE ROM</td>
<td>Disabled, Enabled</td>
<td>Enable or disable PXE option ROM execution of the onboard ethernet controller.</td>
</tr>
<tr>
<td>SD Card Controller</td>
<td>Disabled, Enabled</td>
<td>Enable or disable the onboard USB to SD card controller.</td>
</tr>
<tr>
<td>UMI (NB to SB) PCIE Gen2 Support</td>
<td>Disabled, Enabled</td>
<td>Enable or disable PCIExpress generation 2 link speed for the UMI chipset interface.</td>
</tr>
<tr>
<td>PCI Express Port 0-3 Configuration</td>
<td>1 x 4 Port, 2 x 2 Ports, 1 x 2 Port + 2 x 1 Ports, 4 x 1 Ports</td>
<td>Select configuration of PCI Express ports 0-3.</td>
</tr>
<tr>
<td>PCI Express Port 0</td>
<td>Disabled, Enabled</td>
<td>Enable or disable PCI Express port. Note: Unless the hotplug support for this port is enabled as well, an unpopulated port will still be disabled if no PCI Express device is connected.</td>
</tr>
<tr>
<td>Link Speed</td>
<td>Auto PCIE Gen1, PCIE Gen2</td>
<td>Control link speed for this PCI Express port.</td>
</tr>
<tr>
<td>Hotplug Support</td>
<td>Disabled, Enabled</td>
<td>Enable or disable hotplug support for the respective port.</td>
</tr>
<tr>
<td>PCI Express Port 1</td>
<td>Disabled, Enabled</td>
<td>Enable or disable PCI Express port. Note: Unless the hotplug support for this port is enabled as well, an unpopulated port will still be disabled if no PCI Express device is connected.</td>
</tr>
<tr>
<td>Link Speed</td>
<td>Auto PCIE Gen1, PCIE Gen2</td>
<td>Control link speed for this PCI Express port.</td>
</tr>
<tr>
<td>Hotplug Support</td>
<td>Disabled, Enabled</td>
<td>Enable or disable hotplug support for the respective port.</td>
</tr>
<tr>
<td>Feature</td>
<td>Options</td>
<td>Description</td>
</tr>
<tr>
<td>---------------------</td>
<td>--------------</td>
<td>-----------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>PCI Express Port 2</td>
<td>Disabled</td>
<td>Enable or disable PCI Express port. Note: Unless the hotplug support for this port is enabled as well, an unpopulated port will still be disabled if no PCI Express device is connected.</td>
</tr>
<tr>
<td></td>
<td>Enabled</td>
<td></td>
</tr>
<tr>
<td>Link Speed</td>
<td>Auto</td>
<td>Control link speed for this PCI Express port.</td>
</tr>
<tr>
<td></td>
<td>PCIE Gen1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>PCIE Gen2</td>
<td></td>
</tr>
<tr>
<td>Hotplug Support</td>
<td>Disabled</td>
<td>Enable or disable hotplug support for the respective port.</td>
</tr>
<tr>
<td></td>
<td>Enabled</td>
<td></td>
</tr>
<tr>
<td>PCI Express Port 3</td>
<td>Disabled</td>
<td>Enable or disable PCI Express port. Note: Unless the hotplug support for this port is enabled as well, an unpopulated port will still be disabled if no PCI Express device is connected.</td>
</tr>
<tr>
<td></td>
<td>Enabled</td>
<td></td>
</tr>
<tr>
<td>Link Speed</td>
<td>Auto</td>
<td>Control link speed for this PCI Express port.</td>
</tr>
<tr>
<td></td>
<td>PCIE Gen1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>PCIE Gen2</td>
<td></td>
</tr>
<tr>
<td>Hotplug Support</td>
<td>Disabled</td>
<td>Enable or disable hotplug support for the respective port.</td>
</tr>
<tr>
<td></td>
<td>Enabled</td>
<td></td>
</tr>
</tbody>
</table>

**10.4.8 Hardware Health Monitoring Submenu**

<table>
<thead>
<tr>
<th>Feature</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU Temperature</td>
<td>no option</td>
<td>Current CPU temperature.</td>
</tr>
<tr>
<td>Southbridge Temp</td>
<td>no option</td>
<td>Current southbridge temperature.</td>
</tr>
<tr>
<td>Board Temperature</td>
<td>no option</td>
<td>Current board temperature.</td>
</tr>
<tr>
<td>5V Standby</td>
<td>no option</td>
<td>Current 5V standby input reading.</td>
</tr>
<tr>
<td>5V Standard</td>
<td>no option</td>
<td>Current 5V input reading.</td>
</tr>
<tr>
<td>CPU Fan Speed</td>
<td>no option</td>
<td>Current CPU fan speed reading.</td>
</tr>
</tbody>
</table>
## SATA Configuration Submenu

<table>
<thead>
<tr>
<th>Feature</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SATA Interface Mode</td>
<td>Native IDE, RAID, AHCI, Legacy IDE</td>
<td>Select onboard SATA controller interface mode.</td>
</tr>
<tr>
<td>SATA Port 0</td>
<td>Enabled, Disabled</td>
<td>Enable or disable selected port.</td>
</tr>
<tr>
<td>Port Speed</td>
<td>Auto, Gen1, Gen2</td>
<td>Select SATA speed generation for the selected port.</td>
</tr>
<tr>
<td>SATA Port 1</td>
<td>Enabled, Disabled</td>
<td>Enable or disable selected port.</td>
</tr>
<tr>
<td>Port Speed</td>
<td>Auto, Gen1, Gen2</td>
<td>Select SATA speed generation for the selected port.</td>
</tr>
<tr>
<td>Onboard SSD</td>
<td>Enabled, Disabled</td>
<td>Enable or disable the optional onboard SSD.</td>
</tr>
<tr>
<td>SSD Speed</td>
<td>Auto, Gen1, Gen2</td>
<td>Select SATA speed generation for the onboard SSD.</td>
</tr>
<tr>
<td>SSD Write Protection</td>
<td>Disabled, Enabled</td>
<td>Enable or disable hardware write protection for the onboard SSD.</td>
</tr>
</tbody>
</table>
## 10.4.10 USB Configuration Submenu

<table>
<thead>
<tr>
<th>Feature</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>USB Port 0</td>
<td>Disabled</td>
<td>Enable or disable selected port.</td>
</tr>
<tr>
<td></td>
<td>Enabled</td>
<td></td>
</tr>
<tr>
<td>USB Port 1</td>
<td>Disabled</td>
<td>Enable or disable selected port.</td>
</tr>
<tr>
<td></td>
<td>Enabled</td>
<td></td>
</tr>
<tr>
<td>USB Port 2</td>
<td>Disabled</td>
<td>Enable or disable selected port.</td>
</tr>
<tr>
<td></td>
<td>Enabled</td>
<td></td>
</tr>
<tr>
<td>USB Port 3</td>
<td>Disabled</td>
<td>Enable or disable selected port.</td>
</tr>
<tr>
<td></td>
<td>Enabled</td>
<td></td>
</tr>
<tr>
<td>USB Port 4</td>
<td>Disabled</td>
<td>Enable or disable selected port.</td>
</tr>
<tr>
<td></td>
<td>Enabled</td>
<td></td>
</tr>
<tr>
<td>USB Port 5</td>
<td>Disabled</td>
<td>Enable or disable selected port.</td>
</tr>
<tr>
<td></td>
<td>Enabled</td>
<td></td>
</tr>
<tr>
<td>USB Port 6</td>
<td>Disabled</td>
<td>Enable or disable selected port.</td>
</tr>
<tr>
<td></td>
<td>Enabled</td>
<td></td>
</tr>
<tr>
<td>USB Port 7</td>
<td>Disabled</td>
<td>Enable or disable selected port.</td>
</tr>
<tr>
<td></td>
<td>Enabled</td>
<td></td>
</tr>
<tr>
<td>USB Overcurrent Reporting</td>
<td>Disabled</td>
<td>Select whether activation of the USB overcurrent signals results in USB overcurrent register reporting and software event handling as well.</td>
</tr>
<tr>
<td></td>
<td>Enabled</td>
<td></td>
</tr>
<tr>
<td>Legacy USB Support</td>
<td>Enabled</td>
<td>Enables legacy USB support.</td>
</tr>
<tr>
<td></td>
<td>Disabled</td>
<td>Auto option disables legacy support if no USB devices are connected.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Disable option will keep USB devices available only for EFI applications and setup.</td>
</tr>
<tr>
<td>EHCI Hand-off</td>
<td>Disabled</td>
<td>This is a workaround for OSes without EHCI hand-off support. The EHCI ownership change should be claimed by the EHCI OS driver.</td>
</tr>
<tr>
<td></td>
<td>Enabled</td>
<td></td>
</tr>
<tr>
<td>USB Transfer Timeout</td>
<td>1 sec</td>
<td>Timeout value for legacy USB control, bulk and interrupt transfers.</td>
</tr>
<tr>
<td></td>
<td>5 sec</td>
<td></td>
</tr>
<tr>
<td></td>
<td>10 sec</td>
<td></td>
</tr>
<tr>
<td></td>
<td>20 sec</td>
<td></td>
</tr>
<tr>
<td>Device Reset Timeout</td>
<td>10 sec</td>
<td>USB legacy mass storage device Start Unit command timeout.</td>
</tr>
<tr>
<td></td>
<td>20 sec</td>
<td></td>
</tr>
<tr>
<td></td>
<td>30 sec</td>
<td></td>
</tr>
<tr>
<td></td>
<td>40 sec</td>
<td></td>
</tr>
<tr>
<td>Device Power-Up Delay Selection</td>
<td>Auto</td>
<td>Define maximum time a USB device might need before it properly reports itself to the host controller. Auto selects a default value, which is 100ms for a root port or derived from the hub descriptor for a hub port.</td>
</tr>
<tr>
<td></td>
<td>Manual</td>
<td></td>
</tr>
<tr>
<td>Device Power-Up Delay Value</td>
<td>5</td>
<td>Actual power-up delay value in seconds.</td>
</tr>
<tr>
<td></td>
<td>1-40</td>
<td></td>
</tr>
<tr>
<td>Feature</td>
<td>Options</td>
<td>Description</td>
</tr>
<tr>
<td>---------------------------------</td>
<td>---------------</td>
<td>-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>USB Mass Storage Device Name</td>
<td>Auto</td>
<td>Every USB mass storage device that is enumerated by the BIOS will have an emulation type setup option. This option specifies the type of emulation the BIOS has to provide for the device.</td>
</tr>
<tr>
<td>(Auto detected USB mass storage devices are listed here dynamically)</td>
<td>Floppy</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Forced FDD</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Hard Disk</td>
<td></td>
</tr>
<tr>
<td></td>
<td>CD-ROM</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td><em>Note: The device's formatted type and the emulation type provided by the BIOS must match for the device to boot properly.</em></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Select AUTO to let the BIOS auto detect the current formatted media. If Floppy is selected then the device will be emulated as a floppy drive. Forced FDD allows a hard disk image to be connected as a floppy image. Works only for drives formatted with FAT12, FAT16 or FAT32. Hard Disk allows the device to be emulated as hard disk. CD-ROM assumes the CD-ROM is formatted as bootable media, specified by the ‘El Torito’ Format Specification.</td>
</tr>
</tbody>
</table>

### 10.4.11  Super I/O Configuration Submenu

<table>
<thead>
<tr>
<th>Feature</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Serial Port 0</td>
<td>Disabled</td>
<td>Enable or disable serial port 0.</td>
</tr>
<tr>
<td></td>
<td>Enabled</td>
<td></td>
</tr>
<tr>
<td>Device Settings</td>
<td>IO=3F8h; IRQ=4;</td>
<td>Fixed configuration of serial port 0 if enabled.</td>
</tr>
<tr>
<td>Serial Port 1</td>
<td>Disabled</td>
<td>Enable or disable serial port 1.</td>
</tr>
<tr>
<td></td>
<td>Enabled</td>
<td></td>
</tr>
<tr>
<td>Device Settings</td>
<td>IO=2F8h; IRQ=3;</td>
<td>Fixed configuration of serial port 1 if enabled.</td>
</tr>
<tr>
<td>Parallel Port</td>
<td>Disabled</td>
<td>Enable or disable parallel port.</td>
</tr>
<tr>
<td></td>
<td>Enabled</td>
<td></td>
</tr>
<tr>
<td>Device Settings</td>
<td>IO=378h; IRQ=7;</td>
<td>Fixed configuration of the parallel port if enabled.</td>
</tr>
<tr>
<td>Device Mode</td>
<td>Standard Parallel Mode</td>
<td>Set the parallel port mode.</td>
</tr>
<tr>
<td></td>
<td>EPP Mode</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ECP Mode</td>
<td></td>
</tr>
<tr>
<td></td>
<td>EPP Mode &amp; ECP Mode</td>
<td></td>
</tr>
</tbody>
</table>

**Note**

This setup menu is only available if an external Winbond W83627 Super I/O has been implemented on the carrier board.
### 10.4.12 Serial Port Console Redirection

<table>
<thead>
<tr>
<th>Feature</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>COM0</td>
<td>Disabled/Enabled</td>
<td>Enable or disable serial port 0 console redirection.</td>
</tr>
<tr>
<td>Console Redirection</td>
<td></td>
<td></td>
</tr>
<tr>
<td>►Console Redirection Settings</td>
<td>submenu</td>
<td>Opens the console redirection configuration submenu.</td>
</tr>
<tr>
<td>COM1</td>
<td>Disabled/Enabled</td>
<td>Enable or disable serial port 1 console redirection.</td>
</tr>
<tr>
<td>Console Redirection</td>
<td></td>
<td></td>
</tr>
<tr>
<td>►Console Redirection Settings</td>
<td>submenu</td>
<td>Opens the console redirection configuration submenu.</td>
</tr>
</tbody>
</table>

### 10.4.12.1 Console Redirection Settings Submenu

<table>
<thead>
<tr>
<th>Feature</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Terminal Type</td>
<td>VT100/VT100+/VT-UTF8/ANSI</td>
<td>Select terminal type.</td>
</tr>
<tr>
<td>Baudrate</td>
<td>9600, 19200, 38400, 57600, 115200</td>
<td>Select baudrate.</td>
</tr>
<tr>
<td>Data Bits</td>
<td>7/8</td>
<td>Set number of data bits.</td>
</tr>
<tr>
<td>Parity</td>
<td>None/Even/Odd/Mark/Space</td>
<td>Select parity.</td>
</tr>
<tr>
<td>Stop Bits</td>
<td>1/2</td>
<td>Set number of stop bits.</td>
</tr>
<tr>
<td>Flow Control</td>
<td>None/Hardware RTS/CTS</td>
<td>Select flow control.</td>
</tr>
<tr>
<td>Recorder Mode</td>
<td>Disabled/Enabled</td>
<td>With recorder mode enabled, only text output will be sent over the terminal. This is helpful to capture and record terminal data.</td>
</tr>
<tr>
<td>Resolution 100x31</td>
<td>Disabled/Enabled</td>
<td>Enables or disables extended terminal resolution in UEFI environment.</td>
</tr>
<tr>
<td>Legacy OS Redirection</td>
<td>80x24/80x25</td>
<td>Number of rows and columns supported for legacy OS redirection.</td>
</tr>
</tbody>
</table>
### 10.5 Boot Setup

Select the Boot tab from the setup menu to enter the Boot setup screen.

### 10.5.1 Boot Settings Configuration

<table>
<thead>
<tr>
<th>Feature</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Quiet Boot</td>
<td>Disabled, Enabled</td>
<td><strong>Disabled</strong> displays normal POST diagnostic messages. <strong>Enabled</strong> displays OEM logo instead of POST messages. <strong>Note:</strong> The default OEM logo is a dark screen.</td>
</tr>
<tr>
<td>Setup Prompt Timeout</td>
<td>1, 0 - 65535</td>
<td>Number of seconds to wait for setup activation key. 0 means no wait for fastest boot, 65535 means infinite wait.</td>
</tr>
<tr>
<td>POST/Setup VGA Support</td>
<td>Disabled, Enabled</td>
<td>Select VGA mode for setup and POST screen. Enables setup and POST screen output support for VGA and WVGA display resolutions.</td>
</tr>
<tr>
<td>Bootup NumLock State</td>
<td>On, Off</td>
<td>Select the keyboard numlock state.</td>
</tr>
<tr>
<td>Enable Popup Boot Menu</td>
<td>No, Yes</td>
<td>Select whether the popup boot menu can be started.</td>
</tr>
<tr>
<td>Boot Priority Selection</td>
<td>Device Based, Type Based</td>
<td>Select between device and type based boot priority lists. The “Device Based” boot priority list allows you to select from a list of currently detected devices only. The “Type Based” boot priority list allows you to select device types, even if a respective device is not yet present. Moreover, the “Device Based” boot priority list might change dynamically in cases when devices are physically removed or added to the system. The “Type Based” boot menu is static and can only be changed by the user.</td>
</tr>
<tr>
<td>1st, 2nd, 3rd, ... Boot Device</td>
<td>Disabled, SATA 0 Drive, SATA 1 Drive, Onboard SSD, USB Floppy, USB Harddisk, USB CDROM, Onboard LAN, External LAN, Other BEV Device, OEM BEV Device</td>
<td>This view is only available when in the default “Type Based” mode. When in “Device Based” mode you will only see the devices that are currently connected to the system.</td>
</tr>
<tr>
<td>Power Loss Control</td>
<td>Remain Off, Turn On, Last State</td>
<td>Specifies the mode of operation if an AC power loss occurs. <strong>Remain Off</strong> keeps the power off until the power button is pressed. <strong>Turn On</strong> restores power to the computer. <strong>Last State</strong> restores the previous power state before power loss occurred. <strong>Note:</strong> Only works with an ATX type power supply.</td>
</tr>
<tr>
<td>AT Shutdown Mode</td>
<td>System Reboot, Hot S5</td>
<td>Determines the behaviour of an AT-powered system after a shutdown.</td>
</tr>
<tr>
<td>Feature</td>
<td>Options</td>
<td>Description</td>
</tr>
<tr>
<td>------------------</td>
<td>------------------</td>
<td>------------------------------------------------------------------</td>
</tr>
<tr>
<td>System Off Mode</td>
<td>G3/Mech Off</td>
<td>Define system state after shutdown when a battery system is present.</td>
</tr>
<tr>
<td></td>
<td>S5/Soft Off</td>
<td></td>
</tr>
<tr>
<td>GateA20 Active</td>
<td>Upon Request</td>
<td>Gate A20 control. Upon Request = Gate A20 can be disabled using BIOS services.</td>
</tr>
<tr>
<td></td>
<td>Always</td>
<td>Always = Do not allow disabling Gate A20.</td>
</tr>
<tr>
<td>Option ROM Messages</td>
<td>Force BIOS</td>
<td>Set display mode for option ROMs.</td>
</tr>
<tr>
<td></td>
<td>Keep Current</td>
<td></td>
</tr>
<tr>
<td>Interrupt 19 Capture</td>
<td>Disabled</td>
<td>Defines whether option ROMs may trap the INT19h legacy boot vector.</td>
</tr>
<tr>
<td></td>
<td>Enabled</td>
<td></td>
</tr>
</tbody>
</table>

**Note**

1. The term ‘AC power loss’ stands for the state when the module looses the standby voltage on the 5V_SB pins. On congatec modules, the standby voltage is continuously monitored after the system is turned off. If within 30 seconds the standby voltage is no longer detected, then this is considered an AC power loss condition. If the standby voltage remains stable for 30 seconds, then it is assumed that the system was switched off properly.

2. Inexpensive ATX power supplies often have problems with short AC power sags. When using these ATX power supplies it is possible that the system turns off but does not switch back on, even when the PS_ON# signal is asserted correctly by the module. In this case, the internal circuitry of the ATX power supply has become confused. Usually another AC power off/on cycle is necessary to recover from this situation.

3. Unlike other module designs available in the embedded market, a CMOS battery is not required by congatec modules to support the ‘Power Loss Control’ feature.
10.6 Security Setup

Select the Security tab from the setup menu to enter the Security setup screen.

10.6.1 Security Settings

<table>
<thead>
<tr>
<th>Feature</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Setup Administrator Password</td>
<td>Enter password</td>
<td>Specifies the setup administrator password.</td>
</tr>
<tr>
<td><strong>HDD Security Configuration</strong></td>
<td></td>
<td>List of all detected hard disks supporting the security feature set.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Select device to open device security configuration submenu.</td>
</tr>
</tbody>
</table>

10.6.2 Hard Disk Security

This feature enables the users to set, reset or disable passwords for each hard drive in Setup without rebooting. If the user enables password support, a power cycle must occur for the hard drive to lock using the new password. Both user and master password can be set independently however the drive will only lock if a user password is installed.

10.6.3 Save & Exit Menu

Select the Save & Exit tab from the setup menu to enter the Save & Exit setup screen.

You can display an Save & Exit screen option by highlighting it using the <Arrow> keys.

<table>
<thead>
<tr>
<th>Feature</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Save Changes and Exit</td>
<td>Exit setup menu after saving the changes. The system is only reset if settings have been changed.</td>
</tr>
<tr>
<td>Discard Changes and Exit</td>
<td>Exit setup menu without saving any changes.</td>
</tr>
<tr>
<td>Save Changes and Reset</td>
<td>Save changes and reset the system.</td>
</tr>
<tr>
<td>Discard Changes and Reset</td>
<td>Reset the system without saving any changes.</td>
</tr>
<tr>
<td><strong>Save Options</strong></td>
<td></td>
</tr>
<tr>
<td>Save Changes</td>
<td>Save changes made so far to any of the setup options. Stay in setup menu.</td>
</tr>
<tr>
<td>Discard Changes</td>
<td>Discard changes made so far to any of the setup options. Stay in setup menu.</td>
</tr>
<tr>
<td>Restore Defaults</td>
<td>Load the CMOS defaults of all the setup options.</td>
</tr>
<tr>
<td><strong>Boot Override</strong></td>
<td></td>
</tr>
<tr>
<td>List of all boot devices currently detected.</td>
<td>Select device to leave setup menu and boot from the selected device. Only visible and active if Boot Priority Selection setup node is set to “Device Based”.</td>
</tr>
</tbody>
</table>
## Additional BIOS Features

The conga-QAF uses a congatec/AMI AptioEFI firmware that is stored in an onboard Flash Rom chip and can be updated using the congatec System Utility, which is available in a DOS based command line, Win32 command line, Win32 GUI, and Linux version.

The BIOS displays a message during POST and on the main setup screen identifying the BIOS project name and a revision code. The initial production BIOS is identified as QBRAR1xx, where QBRA is the congatec internal BIOS project name for conga-QAF, R is the identifier for a BIOS ROM file, 1 is the so called feature number and xx is the major and minor revision number.

The conga-QAF BIOS binary size is approximately 8MB.

### 11.1 Supported Flash Devices

The conga-QAF supports the following flash devices:

- Atmel AT25DF321-SU
- Greenliant Systems SST25VF032B-66-4I-S2AF
- Macronix MX25L3206EM2I-12G

The flash devices listed above can be used on the carrier board for external BIOS support. For more information about external BIOS support, refer to the Application Note AN7_External_BIOS_Update.pdf on the congatec website at http://www.congatec.com.

### 11.2 Updating the BIOS

BIOS updates are often used by OEMs to correct platform issues discovered after the board has been shipped or when new features are added to the BIOS.

For more information about “Updating the BIOS” refer to the user's guide for the congatec System Utility, which is called CGUTLm1x.pdf and can be found on the congatec AG website at www.congatec.com.

### 11.3 BIOS Security Features

The BIOS provides a setup administrator password that limits access to the BIOS setup menu.
11.4  Hard Disk Security Features

Hard Disk Security uses the Security Mode feature commands defined in the ATA specification. This functionality allows users to protect data using drive-level passwords. The passwords are kept within the drive, so data is protected even if the drive is moved to another computer system.

The BIOS provides the ability to 'lock' and 'unlock' drives using the security password. A 'locked' drive will be detected by the system, but no data can be accessed. Accessing data on a 'locked' drive requires the proper password to 'unlock' the disk.

The BIOS enables users to enable/disable hard disk security for each hard drive in setup. A master password is available if the user can not remember the user password. Both passwords can be set independently however the drive will only lock if a user password is installed. The max length of the passwords is 32 bytes.

During POST each hard drive is checked for security mode feature support. In case the drive supports the feature and it is locked, the BIOS prompts the user for the user password. If the user does not enter the correct user password within five attempts, the user is notified that the drive is locked and POST continues as normal. If the user enters the correct password, the drive is unlocked until the next reboot.

In order to ensure that the ATA security features are not compromised by viruses or malicious programs when the drive is typically unlocked, the BIOS disables the ATA security features at the end of POST to prevent their misuse. Without this protection it would be possible for viruses or malicious programs to set a password on a drive thereby blocking the user from accessing the data.
## Industry Specifications

The list below provides links to industry specifications that apply to congatec AG modules.

<table>
<thead>
<tr>
<th>Specification</th>
<th>Link</th>
</tr>
</thead>
<tbody>
<tr>
<td>Low Pin Count Interface Specification, Revision 1.0 (LPC)</td>
<td><a href="http://developer.intel.com/design/chipsets/industry/lpc.htm">http://developer.intel.com/design/chipsets/industry/lpc.htm</a></td>
</tr>
<tr>
<td>Universal Serial Bus (USB) Specification, Revision 2.0</td>
<td><a href="http://www.usb.org/home">http://www.usb.org/home</a></td>
</tr>
<tr>
<td>Serial ATA Specification, Revision 1.0a</td>
<td><a href="http://www.serialata.org">http://www.serialata.org</a></td>
</tr>
<tr>
<td>PCI Express Base Specification, Revision 2.0</td>
<td><a href="http://www.pcisig.com/specifications">http://www.pcisig.com/specifications</a></td>
</tr>
</tbody>
</table>