

# QEV2

## Qseven 2.0 Evaluation Baseboard

Rev. B.3

### Content

- Page 1 MAIN
- Page 2 Block Diagram
- Page 3 Qseven 2.0 Connector
- Page 4 PCIe Clock Buffer
- Page 5 PCIe x1 Slot 1-3 / USB OTG
- Page 6 PCIe x1 Slot 0 / miniPCIe
- Page 7 Ethernet / 2x USB 2.0
- Page 8 USB ReDriver / 2x USB 3.0
- Page 9 4x USB 2.0 / USB Setup
- Page 10 PCIe x16 for GCA / COM 2
- Page 11 LVDS (eDP)
- Page 12 SATA / SDIO
- Page 13 Audio Codec Card Slot
- Page 14 HDA Codec
- Page 15 Super IO / COM 0-1
- Page 16 LPC (GPIO) / I2C EEPROM / SPI / CAN
- Page 17 POST display
- Page 18 BATT / SPKR / Feature / FAN
- Page 19 SVR +V5S, +V3.3S
- Page 20 +V5A / SVR +V3.3A / Power LEDs
- Page 21 ATX / DC Power Input
- Page 22 Revision History

### Variants

Base Components used on all options





for Qseven module assembly


- #5700002 MQ7ALUBAR4H, Qseven aluminum bar, 4x M2.5, 70mmx5mmx5mm
- #5300001 4x Machine Screw M2.5x5mm, pan head, philips, DIN7985/ISO7045
- #5250001 4x Flat Washer dia. 2.7mm, thickness 0.5mm


firmware

- #63000025 QEVAPO01 (to be programmed to U32)





Place close to Qseven PCB cooling plane





<Core Design> Congatec AG Auwiesenstrasse 5 D-94469 Deggendorf Germany		 the rhythm of embedded computing	
Size A3	Document Number QE2	Created LKIR	Rev B.3
Date: Monday, November 03, 2014	Sheet 1	of 22	

# Block Diagram






- SW3 settings:
- 1: ON/OFF - LVDS\_BL\_CTRL enabled/disabled
  - 2: ON/OFF - FAN\_PWMOUT enabled/disabled
  - 3: ON/OFF - SPKR enabled/disabled
  - 4: ON/OFF - FAN\_TACHOIN enabled/disabled



<Core Design>


Title			
Qseven 2.0 Connector			
Size	Document Number	Created	Rev
A3	QE2	LKR	B.3
Date:	Monday, November 03, 2014	Sheet	3 of 22




LOW ... DA/DB  
 MID ... DC/DD  
 HIGH ... D8/D9







determining SRC  
 output freq  
 0 = SRC/2  
 1 = SRC



LOW ... Bypass  
 MID ... PLL 100M Hi BW  
 HIGH ... PLL 100M Low BW



LOW ... Vin < 0.8V  
 MID ... 1.2V < Vin < 1.8V  
 HIGH ... Vin > 2V



SW4 - disconnecting SMBus devices from I2C bus if not compatible

**<Core Design>**


Congatec AG  
 Auwiesenstrasse 5  
 D-94469 Deggendorf  
 Germany

**congatec**  
 the rhythm of embedded computing


Title: PCIE gen 3 Clock Buffer

Size A3	Document Number QEV2	Created LKR	Rev B.3
Date: Monday, November 03, 2014	Sheet 4	of 22	


### PCIe Lane 1




### PCIe Lane 2



### PCIe Lane 3



### USB OTG









**<Core Design>**

Congatec AG  
 Auwiesenstrasse 5  
 D-94469 Deggendorf  
 Germany

**congatec**  
 the rhythm of embedded computing

Title	PCIe x1 Slot 1-3 / USB OTG		
Size A3	Document Number	Created	Rev
	QE2	LKR	B.3
Date:	Monday, November 03, 2014	Sheet	5 of 22

PCIe Lane 0




<Core Design>


Congatec AG Auwiesenstrasse 5 D-94469 Deggendorf Germany		 the rhythm of embedded computing	
Title: PCIe x1 Slot 0 / miniPCIe			
Size: A3	Document Number: QE2	Created: LKR	Rev: B.3
Date: Monday, November 03, 2014	Sheet: 6	of: 22	

SEL = L ... D+/D- to USB+/USB-  
 SEL = H ... D+/D- to MHL+/MHL-


# Gigabit Ethernet (RJ45)





# USB 2.0 with Wake On USB





<Core Design>

Congatec AG Auwiesenstrasse 5 D-94469 Deggendorf Germany		 the rhythm of embedded computing	
Title: Ethernet / 2x USB 2.0			
Size: A3	Document Number: QE2	Created: LKR	Rev: B.3
Date: Monday, November 03, 2014	Sheet: 7	of: 22	

# USB ReDriver



# USB 3.0



**<Core Design>**

Congatec AG  
 Auwiesenstrasse 5  
 D-94469 Deggendorf  
 Germany


**congatec**  
 the rhythm of embedded computing

Title: USB ReDriver / 2x USB 3.0


Size A3	Document Number QEV2	Created LIKR	Rev B.3
Date: Monday, November 03, 2014	Sheet 8	of 22	



# USB 2.0





3 USB45\_OC#




3 USB67\_OC#


1A continuous load max.  
1.6A current limit typ.




ESD spec: +/-8kV contact (all pins)



# USB setup



SEL = L ... D+/D- to USB+/USB-  
SEL = H ... D+/D- to MHL+/MHL-



SW9 settings:  
1: ON/OFF - USB 3.0 port 0 / USB 2.0 port 6, 7  
2: ON/OFF - USB 3.0 port 1 / USB 2.0 port 4, 5  
3: ON/OFF - USB port 2 to USB connector / to miniPCIe  
4: ON/OFF - USB port 1 to microUSB / USB connector  
(OFF by default - all USB 2.0 ports enabled)

**<Core Design>**


Congatec AG  
Auwiesenstrasse 5  
D-94469 Deggendorf  
Germany

**congatec**  
the rhythm of embedded computing


Title: 4x USB 2.0 / USB Setup

Size A3	Document Number QEV2	Created LIKR	Rev B.3
Date: Monday, November 03, 2014	Sheet 9	of 22	


# PCIe x16 for Graphic Card Adapter (MGCA, HGCA)



# Serial port from Qseven module (COM2)








ESD spec: +/-15kV HBM,  
 +/-15kV air, +/-8kV contact  
 Max. Data Rate: 1Mbps



<Core Design>

Congatec AG Auwiesenstrasse 5 D-94469 Deggendorf Germany		the rhythm of embedded computing	
---	--	----------------------------------	--

Title: PCIe x16 for GCA / COM 2			
Size: A3	Document Number: QEV2	Created: LIKR	Rev: B.3
Date: Monday, November 03, 2014	Sheet: 10	of 22	









Layout note: stubs as short as possible

**Congatec AG**  
 Auwiesenstrasse 5  
 D-94469 Deggendorf  
 Germany


**congatec**  
 the rhythm of embedded computing

Title: LVDS / eDP


Size A3	Document Number QEV2	Created LIKR	Rev B.3
Date: Monday, November 03, 2014	Sheet 11	of 22	



0.5A continuous load max.  
1A current limit typ.  
2V UVLO



### SATA Aux Power





cable Item# 14000032  
2.5" HDD only

<Core Design>

Congatec AG  
Auwiesenstrasse 5  
D-94469 Deggendorf  
Germany



Title SATA / SDIO			
Size A3	Document Number QE2	Created LKR	Rev B.3
Date: Monday, November 03, 2014	Sheet 12	of 22	
















<Core Design>

Congatec AG  
 Auwiesenstrasse 5  
 D-94469 Deggendorf  
 Germany



Title Audio Codec Card Slot			
Size A3	Document Number QE2	Created LKLR	Rev B.3
Date: Monday, November 03, 2014	Sheet 13	of	22




**Core Design**

Congatec AG  
 Auwiesenstrasse 5  
 D-94469 Deggendorf  
 Germany

the rhythm of embedded computing

Title	HDA Codec		
Size	Document Number	Created	Rev
A3	QEV2	LKR	B.3
Date:	Monday, November 03, 2014	Sheet	14 of 22



LPC I/F

SERIAL PORT

W83627DHG  
QFP 128

HARDWARE MONITOR I/F

PARALLEL PORT

GP I/O

ACPI

COM0

COM1

Keyboard / Mouse

- SW2 settings:
- 1: ON - SIO enabled, OFF - SIO disabled
  - 2: ON - KBC enabled, OFF - KBC disabled
  - 3: ON - Config address 4eh, OFF - Config address 2Eh
  - 4: ON - POST enabled, OFF - POST disabled

**Congatec AG**  
 Awiesenstrasse 5  
 D-94469 Deggendorf  
 Germany

the rhythm of embedded computing


---

PS/2 adapter, Item# 078241


**Super IO / COM 0-1**

Size A3	Document Number QEV2	Created LKR	Rev B.3
Date: Monday, November 03, 2014	Sheet 15	of 22	

LPC / GPIO





I2C EEPROM




Default state:  
All ON  
Device address: 0xA0  
Normal R/W operations


SPI socket (SOIC8) / SPI header



M13\_SW1: Boot from OFF module BIOS flash  
M13\_SW2: On-board SPI Flash is hold (paused)  
(off by default)




CAN transceiver




Jumper X9 settings:  
1-2: CAN termination enabled  
2-3: CAN termination disabled (default)






<Core Design>

Congatec AG Auwiesenstrasse 5 D-94469 Deggendorf Germany		 the rhythm of embedded computing	
Title LPC (GPIO) / SPI / I2C EEPROM / CAN			
Size A3	Document Number QE V2	Created LJKR	Rev B.3
Date: Monday, November 03, 2014	Sheet 16	of	22







POST_DISP_A_R	R217	R1%220RS03	POST_DISP_A
POST_DISP_B_R	R218	R1%220RS03	POST_DISP_B
POST_DISP_C_R	R219	R1%220RS03	POST_DISP_C
POST_DISP_D_R	R213	R1%220RS03	POST_DISP_D
POST_DISP_E_R	R220	R1%220RS03	POST_DISP_E
POST_DISP_F_R	R221	R1%220RS03	POST_DISP_F
POST_DISP_G_R	R222	R1%220RS03	POST_DISP_G
POST_DISP_DP_R	R223	R1%220RS03	POST_DISP_DP




CPLD can be reset by SW2 (page 15)




Jumper X44 settings:  
1-2: 80/84h (default)  
3-4: 90/94h


<Core Design>

Congatec AG Auwiesenstrasse 5 D-94469 Deggendorf Germany		 the rhythm of embedded computing	
Title: POST display			
Size: A3	Document Number: QEV2	Created: LIKR	Rev: B.3
Date: Monday, November 03, 2014	Sheet: 17	of 22	

PC BEEP




RTC/CMOS Battery




Jumper X17 settings:  
 1-2: Normal operation (default)  
 2-3: Battery disconnecting

Buttons



FAN




Jumper X48 settings:  
 1-2: 12V FAN (default)  
 2-3: 5V FAN

Jumper X51 settings:  
 1-2: 12V FAN (default)  
 2-3: 5V FAN

Jumper X52 settings:  
 1-2: FAN1 w/o control (default)  
 2-3: FAN1 with control


Feature



SMBus / GP1\_I2C  
 (CMOS 3.3V Suspend)

<Core Design>

Congatec AG Auwiesenstrasse 5 D-94469 Deggendorf Germany			
Title: BATT / SPKR / Feature / FAN			
Size A3	Document Number QEV2	Created LIKR	Rev B.3
Date: Monday, November 03, 2014	Sheet 18	of 22	



R296 -  
 IF removed, SMPS1  
 enables after SMPS2  
 is in regulation.

<Core Design>


Congatec AG  
 Auwiesenstrasse 5  
 D-94469 Deggendorf  
 Germany

the rhythm of embedded computing


Title: SVR +V5S, +V3.3S

Size A3	Document Number QEV2	Created LIKR	Rev B.3
Date: Monday, November 03, 2014	Sheet 19	of 22	


### +3.3V Standby








### +5V Standby



### Power LEDs




<Core Design>			
Congatec AG Auwiesenstrasse 5 D-94469 Deggendorf Germany			
Title: +V5A / SVR +V3.3A / Power LEDs			
Size A3	Document Number QEV2	Created LJKR	Rev B.3
Date: Monday, November 03, 2014	Sheet 20	of 22	




Jumper X28 settings:  
 1-2: ATX PSU is controlled by SUS\_S3# (default)  
 2-3: ATX PSU is controlled by SUS\_S5#




Jumper X29 settings:  
 1-2: ATX PSU is controlled (default)  
 2-3: ATX PSU in AT mode



Jumper X49 settings:  
 1-2: +V5\_SB from ATX PSU enabled (default)  
 2-3: +V5\_SB from ATX PSU disabled



Jumper X43 settings:  
 1-2: PWGIN from PU (default)  
 3-4: PWGIN from ATX PSU  
 5-6: PWGIN from DC/DC



<Core Design>

Congatec AG  
 Auwiesenstrasse 5  
 D-94469 Deggendorf  
 Germany



Title ATX / DC Power Input			
Size A3	Document Number QE2	Created LIK	Rev B.3
Date Monday, November 03, 2014	Sheet 21	of 22	

# Revision History

Rev. X.0	MAY/16/2013	LIKR	all	design created
Rev. A.0	OCT/25/2013	LIKR	all	Test points were changed to the same type.
			1	H8 connected to GND. Probe M33 was added.
			3	SDVO signals were connected to module. TP1-TP4 were removed.
			4	Test points were added - TP16, TP17.
			6	R275 was replaced by X36.
			10	SDVO signals were added for supporting Qseven 1.2 modules.
			14	Connection of S/PDIF IN and S/PDIF OUT was corrected.
			16	Option for supplying SPI socket from standby power rail was added. Connection of M13 switch was changed (M13 pin 3 is connected to SPI_HOLD# now). U43 and C16 were removed.
			18	Value of R264 was updated. U4 was changed for a new type.
			19	DC/DC converter connected to +V12_IN. Values of R200,R201,C200,R195,R196,C198 were updated.
			20	+V3.3A DC/DC converter was updated (R240,U33,L4).
21	C189 connection was changed from +V12 to +V12_IN. C275 and D30 were added.			
Rev. B.0	JUN/04/2014	LIKR	5	USB OTG implementation (USB B connector was changed for micro USB AB)
			10	R92 was added (NA by default)
			13	HDA topology improvement
Rev. B.1	JUL/29/2014	LIKR	5	USB OTG updated to achieve compatibility with Qseven 1.2 (R158, R159), U23 set to NA
Rev. B.2	SEP/22/2014	LIKR	5	USB OTG updated. Jumper X37 was added to drive USB ID pin manually.
Rev. B.3	NOV/03/2014	LIKR	5	USB OTG updated. R158 is set to NA, R159 is changed to 0R (QEV2 is no longer backward compatible with Qseven 1.2 modules).

<Core Design>

Congatec AG  
 Auwiesenstrasse 5  
 D-94469 Deggendorf  
 Germany



Title			
Revision History			
Size	Document Number	Created	Rev
A3	QEV2	LIKR	B.3
Date:	Monday, November 03, 2014	Sheet	22 of 22