

COM Express[™] conga-TS77

3rd Generation Intel[®] Core[™] i7, i5, i3 processor with QM77 PCH or 2nd and 3rd Generation Intel[®] Celeron processor with HM76 PCH

User's Guide

Revision 1.4

Revision History

Revision	Date (yyyy.mm.dd)	Author	Changes			
0.1	2012.07.27	AEM	Preliminary release			
0.2	2012.10.04	AEM	 Added Celeron variants through out the document. Corrected and updated the power consumption tables in section 1.5.1 - 1.5.9. Included PEG Gen 3 support in section 4.2.2. Added statement about the optional use of the PEG interface for connecting a x1, x2, x4, or x8 non-graphic PCI Express device in section 4.2.2 "PCI Express Graphics (PEG)". Deleted the note in sections 4.2.4 "HDMI", 4.2.5 "DisplayPort" and 7.5 "Boot Strap Signals" which made reference to the application note AN17_HDMI_DP_Implementation.pdf because the referred application note applies to COM Express Type 2 designs only. Added note about Watchdog NMI mode not being supported to sections 5.3 "Watchdog" and 9.4.2 "Watchdog Configuration Submenu". Added note to "Gigabit Ethernet Signal Descriptions" table in section 7. Corrected pin B101 signal from 3MOUT to FAN_PWNOUT in section 7.1 table 13 "Miscellaneous Signal Description". Deleted the menu bar chipset column and the F7 key option in section 9.2 "Setup Menu and Navigation". Deleted the power column in section 9.4 "Advanced Setup". Updated section 9.4.3.1 "PCI Express Graphics (PEG) Port Submenu" with new BIOS features. 			
0.3	2012.12.20	AEM	menu" with new BIOS features ded Microsoft Windows 8 support in section 1.2 " Supported Operating Systems" dated section 4.1.12 "Power Control". rected the statement that the display port is multiplexed onto the PCI Express Graphics interface of the COM Express nector in section 4.2.5 "DisplayPort". dated the BIOS description in section 9 "BIOS Setup Description".			
1.0	2013.02.08	AEM	dited section 4.2.2 "PCI Express Graphics (PEG) and corrected the statement that the additional PEG links cannot be nked with each other. dited section 8.2.1 "LPC Bus"			
1.1	2013.04.23	AEM	 Added section 1 "Introduction". Moved COM Express[™] Concept and Options Information to section 1 "Introduction". Added SATA Gen 3 support for two SATA ports (SATA 0 and 1) in section 6.1.1 "Serial ATA[™] (SATA)" Added three additional celeron variants in section 1 "Introduction", section 2.1 "Feature List" and section 2.5 "Power Consumption". Added section 5 "Onboard Sensors". Added section 12.1 "Supported Flash Devices". Changed the Pull up value of WAKEO# signal from 10k to 1k in table 15 "Power and System Management Signal Description". Deleted the comment "Connect to CB_RESET#" for express card reset signals in Table 7. Updated the whole document. Added note in sections 6.2.3 "SDVO", 6.2.4 "HDMI" and 6.2.5 "DisplayPort". 			
1.2	2013.08.21	AEM	 Corrected the statement that congatec variants equipped with Intel HM76 PCH do not support USB 3.0 in section 2.1 "Feature List". Updated section 2.5 "Power Consumption" and section 3 "Block Diagram". Deleted the note in section 6.2.6 "USB 3.0" Added the "#" sign to the signal "SLEEP" in table 15 "Power and System Management Signal Description" to indicate that this signal is active with low voltage level. 			

Revision | Date (yyyy.mm.dd) | Author | Changes

1.3	2014.05.27	AEM	 Updated section 3 "Block Diagram" and section 6.25 "DisplayPort (DP)" Corrected pins D63 and D64 in section 9.4 "C-D Connector Pinout". Updated section 11 "BIOS Setup Description".
1.4	2016.04.01	AEM	 Updated section 8.3.4 "Intel Virtualization Technology". Corrected the description of PWRBTN# signal in table 15. Added note about the limitation of the chipset's maximum payload size in section 11.4.4 "PCI & PCI Express Submenu". Updated section 11 "BIOS Setup Description"

Preface

This user's guide provides information about the components, features, connectors and BIOS Setup menus available on the conga-TS77. It is one of three documents that should be referred to when designing a COM Express[™] application. The other reference documents that should be used include the following:

COM Express[™] Design Guide COM Express[™] Specification

The links to these documents can be found on the congatec AG website at www.congatec.com

Disclaimer

The information contained within this user's guide, including but not limited to any product specification, is subject to change without notice.

congatec AG provides no warranty with regard to this user's guide or any other information contained herein and hereby expressly disclaims any implied warranties of merchantability or fitness for any particular purpose with regard to any of the foregoing. congatec AG assumes no liability for any damages incurred directly or indirectly from any technical or typographical errors or omissions contained herein or for discrepancies between the product and the user's guide. In no event shall congatec AG be liable for any incidental, consequential, special, or exemplary damages, whether based on tort, contract or otherwise, arising out of or in connection with this user's guide or any other information contained herein or the use thereof.

Intended Audience

This user's guide is intended for technically qualified personnel. It is not intended for general audiences.

Lead-Free Designs (RoHS)

All congatec AG designs are created from lead-free components and are completely RoHS compliant.

Electrostatic Sensitive Device



All congatec AG products are electrostatic sensitive devices and are packaged accordingly. Do not open or handle a congatec AG product except at an electrostatic-free workstation. Additionally, do not ship or store congatec AG products near strong electrostatic, electromagnetic, magnetic, or radioactive fields unless the device is contained within its original manufacturer's packaging. Be aware that failure to comply with these guidelines will void the congatec AG Limited Warranty.

Symbols

The following symbols are used in this user's guide:



Warnings indicate conditions that, if not observed, can cause personal injury.



Cautions warn the user about how to prevent damage to hardware or loss of data.



Notes call attention to important information that should be observed.

Copyright Notice

Copyright © 2014, congatec AG. All rights reserved. All text, pictures and graphics are protected by copyrights. No copying is permitted without written permission from congatec AG.

congatec AG has made every attempt to ensure that the information in this document is accurate yet the information contained within is supplied "as-is"

Trademarks

Product names, logos, brands, and other trademarks featured or referred to within this user's guide, or the congatec website, are the property of their respective trademark holders. These trademark holders are not affiliated with congatec AG, our products, or our website.

Warranty

congatec AG makes no representation, warranty or guaranty, express or implied regarding the products except its standard form of limited warranty ("Limited Warranty") per the terms and conditions of the congatec entity, which the product is delivered from. These terms and conditions can be downloaded from www.congatec.com. congatec AG may in its sole discretion modify its Limited Warranty at any time and from time to time.

The products may include software. Use of the software is subject to the terms and conditions set out in the respective owner's license agreements, which are available at www.congatec.com and/or upon request.

Beginning on the date of shipment to its direct customer and continuing for the published warranty period, congatec AG represents that the products are new and warrants that each product failing to function properly under normal use, due to a defect in materials or workmanship or due to non conformance to the agreed upon specifications, will be repaired or exchanged, at congatec's option and expense.

Customer will obtain a Return Material Authorization ("RMA") number from congatec AG prior to returning the non conforming product freight prepaid. congatec AG will pay for transporting the repaired or exchanged product to the customer.

Repaired, replaced or exchanged product will be warranted for the repair warranty period in effect as of the date the repaired, exchanged or replaced product is shipped by congatec, or the remainder of the original warranty, whichever is longer. This Limited Warranty extends to congatec's direct customer only and is not assignable or transferable.

Except as set forth in writing in the Limited Warranty, congatec makes no performance representations, warranties, or guarantees, either express or implied, oral or written, with respect to the products, including without limitation any implied warranty (a) of merchantability, (b) of fitness for a particular purpose, or (c) arising from course of performance, course of dealing, or usage of trade.

congatec AG shall in no event be liable to the end user for collateral or consequential damages of any kind. congatec shall not otherwise be liable for loss, damage or expense directly or indirectly arising from the use of the product or from any other cause. The sole and exclusive remedy against congatec, whether a claim sound in contract, warranty, tort or any other legal theory, shall be repair or replacement of the product only.

Certification

congatec AG is certified to DIN EN ISO 9001 standard.



Technical Support

congatec AG technicians and engineers are committed to providing the best possible technical support for our customers so that our products can be easily used and implemented. We request that you first visit our website at www.congatec.com for the latest documentation, utilities and drivers, which have been made available to assist you. If you still require assistance after visiting our website then contact our technical support department by email at support@congatec.com

Terminology

Term	Description
GB	Gigabyte (1,073,741,824 bytes)
GHz	Gigahertz (one billion hertz)
kB	Kilobyte (1024 bytes)
MB	Megabyte (1,048,576 bytes)
Mbit	Megabit (1,048,576 bits)
kHz	Kilohertz (one thousand hertz)
MHz	Megahertz (one million hertz)
TDP	Thermal Design Power
PCIe	PCI Express
DDI	Digital Display Interface
SATA	Serial ATA
PEG	PCI Express Graphics
PCH	Platform Controller Hub
PATA	Parallel ATA
T.O.M.	Top of memory = max. DRAM installed
HDA	High Definition Audio
I/F	Interface
N.C.	Not connected
N.A.	Not available
TBD	To be determined

Contents

1	INTRODUCTION11
2	Specifications13
2.1 2.2 2.3 2.4 2.4.1 2.4.2 2.5 2.5.1 2.5.2 2.5.3 2.5.4 2.5.5 2.5.6 2.5.7 2.5.8 2.5.7 2.5.8 2.5.7 2.5.8 2.5.7 2.5.8 2.5.7 2.5.10 2.5.11 2.5.12 2.5.11 2.5.12 2.6 2.6.1 2.7	Feature List13Supported Operating Systems14Mechanical Dimensions14Supply Voltage Standard Power15Electrical Characteristics15Rise Time15Power Consumption16conga-TS77 Intel® Core™ i7-3612QE 2.1 GHz17conga-TS77 Intel® Core™ i7-3555LE 2.5 GHz17conga-TS77 Intel® Core™ i7-3517UE 1.7 GHz18conga-TS77 Intel® Core™ i7-3615QE 2.3 GHz18conga-TS77 Intel® Core™ i3-3217UE 1.6 GHz19conga-TS77 Intel® Core™ i3-3217UE 1.6 GHz19conga-TS77 Intel® Celeron® 827E 1.4 GHz 1 Core™19conga-TS77 Intel® Celeron® 1047UE 1.4 GHz 2 Core™20conga-TS77 Intel® Celeron® 1047UE 1.4 GHz 2 Core™20conga-TS77 Intel® Celeron® 1047UE 1.4 GHz 1 Core™21Supply Voltage Battery Power21CMOS Battery Power Consumption21Environmental Specifications22
3	Block Diagram23
4	Heatspreader
4.1 4.2 5	Heatspreader Dimensions
6	Connector Subsystems Rows A, B, C, D
6.1	Primary Connector Rows A and B

6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 6.1.8 6.1.9 6.1.10 6.1.11 6.1.12 6.1.13 6.2 6.2.1 6.2.2 6.2.3 6.2.4	Serial ATA™ (SATA) USB 2.0 High Definition Audio (HDA) Interface Gigabit Ethernet LPC Bus I ² C Bus Fast Mode PCI Express™ ExpressCard™ Graphics Output (VGA/CRT) LCD General Purpose Serial Interface Power Control Power Management. Secondary Connector Rows C and D PCI Express™ PCI Express Graphics (PEG) SDVO HDMI	30 30 31 31 31 31 32 32 32 35 36 36 36 36 37
6.2.5 6.2.6	DisplayPort (DP) USB 3.0	
7	Additional Features	39
7.1 7.2 7.3 7.4 7.5 7.6 7.6.1 7.6.2 7.6.3 7.6.4 7.6.5 7.7 7.8	congatec Board Controller (cBC) Board Information Watchdog I ² C Bus Power Loss Control OEM BIOS Customization OEM Default Settings OEM Default Settings OEM Boot Logo OEM POST Logo OEM BIOS Code/Data OEM DXE Driver congatec Battery Management Interface API Support (CGOS)	 39 39 40 40 40 40 40 41 41 42
7.9	Security Features	4Z

congatec

7.10	Suspend to Ram	42
8	conga Tech Notes	43
8.1 8.2 8.2.1 8.2.2 8.2.3 8.3 8.3.1 8.3.2 8.3.3 8.3.4 8.4 8.5 8.6	Intel Turbo Boost 2 Intel® Matrix Storage Technology AHCI RAID Intel® Smart Response Technology Intel® Processor Features Thermal Monitor and Catastrophic Thermal Protection Processor Performance Control Intel® 64 Intel® Virtualization Technology Thermal Management ACPI Suspend Modes and Resume Events USB 2.0 EHCI Host Controller Support.	44 44 45 45 45 46 46 47 47 49
9	Signal Descriptions and Pinout Tables	
9.1 9.2 9.3 9.4 9.5	 A-B Connector Signal Descriptions A-B Connector Pinout C-D Connector Signal Descriptions C-D Connector Pinout Boot Strap Signals 	62 64 74
10	System Resources	77
10.1 10.2 10.2.1 10.3 10.4 10.5 10.6 10.7	System Memory Map I/O Address Assignment LPC Bus Interrupt Request (IRQ) Lines PCI Configuration Space Map PCI Interrupt Routing Map I ² C Bus SM Bus	78 78 79 81 82 83
11	BIOS Setup Description	84
11.1 11.1.1 11.2 11.3	Entering the BIOS Setup Program Boot Selection Popup Setup Menu and Navigation Main Setup Screen	84 84

$\begin{array}{c} 11.3.1\\ 11.4\\ 11.4.1\\ 11.4.2\\ 11.4.3\\ 11.4.4\\ 11.4.4.1\\ 11.4.4.2\\ 11.4.4.3\\ 11.4.5\\ 11.4.6\\ 11.4.7\\ 11.4.8\\ 11.4.9\\ 11.4.9\\ 11.4.9\\ 11.4.9\\ 11.4.10\\ 11.4.10\\ 11.4.12\\ 11.4.12\\ 11.4.12\\ 11.4.12\\ 11.4.12\\ 11.4.12\\ 11.4.13\\ 11.4.14\\ 11.4.14.1\\ 11.4.15\\ 11.5\\ 11.5\\ 11.5.1\\ 11.5.1.1\\ 11.6.1\\ 11.6.2\\ \end{array}$	Platform Information Submenu86Advanced Setup86Graphics Submenu87Watchdog Submenu89Hardware Health Monitoring Submenu91PCI & PCI Express Submenu92PIRQ Routing & IRQ Reservation Submenu94PCI Express Graphics (PEG) Port Submenu94PCI Express Port Submenu97ACPI Submenu97RTC Wake Submenu98Trusted Computing Submenu98CPU Submenu98CPU Submenu98Chipset Submenu100LPC Generic I/O Range Decode Submenu101SATA Submenu102Intel(R) Rapid Start Technology Submenu103USB Ports Per-port Disable Control Submenu106Per-Port Legacy USB Support Control Submenu107Serial Port Console Redirection Submenu109Boot Setup109Boot Setup109Boot Setup109Boot Setup102Hard Disk Security112
11.6.3	Save & Exit Menu
12	Additional BIOS Features
12.1 12.2 12.3 12.4	Supported Flash Devices113Updating the BIOS113BIOS Security Features114Hard Disk Security Features114
13	Industry Specifications115

List of Tables

Table 1	Feature Summary	13
Table 2	Signal Tables Terminology Descriptions	
Table 3	Intel® High Definition Audio Link Signals Descriptions	
Table 4	Gigabit Ethernet Signal Descriptions	
Table 5	Serial ATA Signal Descriptions	53
Table 6	PCI Express Signal Descriptions (general purpose)	54
Table 7	ExpressCard Support Pins Signal Descriptions	
Table 8	LPC Signal Descriptions	55
Table 9	USB Signal Descriptions	55
Table 10	CRT Signal Descriptions	56
Table 11	LVDS Signal Descriptions	
Table 12	SPI BIOS Flash Interface Signal Descriptions	58
Table 13	Miscellaneous Signal Descriptions	
Table 14	General Purpose I/O Signal Descriptions	
Table 15	Power and System Management Signal Descriptions	59
Table 16	General Purpose Serial Interface Signal Descriptions	
Table 17	Power and GND Signal Descriptions	61
Table 18	Connector A-B Pinout	
Table 19	PCI Express Signal Descriptions (general purpose)	64
Table 20	USB 3.0 Signal Descriptions	64
Table 21	PCI Express Signal Descriptions (x16 Graphics)	65
Table 22	DDI Signal Description	67
Table 23	SDVO Signal Descriptions	69
Table 24	HDMI Signal Descriptions	69
Table 25	DisplayPort (DP) Signal Descriptions	
Table 26	Module Type Definition Signal Description	
Table 27	Power and GND Signal Descriptions	73
Table 28	Connector C-D Pinout	
Table 29	Boot Strap Signal Descriptions	76
Table 30	Memory Map	
Table 31	I/O Address Assignment	
Table 32	IRQ Lines in PIC mode	
Table 33	IRQ Lines in APIC mode	
Table 34	PCI Configuration Space Map	
Table 35	PCI Interrupt Routing Map	82

1 INTRODUCTION

COM Express[™] Concept

COM Express[™] is an open industry standard defined specifically for COMs (computer on modules). Its creation provides the ability to make a smooth transition from legacy interfaces to the newest technologies available today. COM Express[™] modules are available in following form factors:

- Compact 95mm x 95mm
- Basic 125mm x 95mm
- Extended 155mm x 110mm

The COM Express[™] specification 2.0 defines seven different pinout types.

Types	Connector Rows	PCI Express Lanes	PCI	IDE Channels	LAN ports
Type 1	A-B	Up to 6			1
Туре 2	A-B C-D	Up to 22	32 bit	1	1
Туре 3	A-B C-D	Up to 22	32 bit		3
Туре 4	A-B C-D	Up to 32		1	1
Туре 5	A-B C-D	Up to 32			3
Туре 6	A-B C-D	Up to 24			1
Туре 10	A-B	Up to 4			1

conga-TS77 modules use the Type 6 pinout definition. They are equipped with two high performance connectors that ensure stable data throughput.

The COM (computer on module) integrates all the core components and is mounted onto an application specific carrier board. COM modules are a legacy-free design (no Super I/O, PS/2 keyboard and mouse) and provide most of the functional requirements for any application. These functions include, but are not limited to, a rich complement of contemporary high bandwidth serial interfaces such as PCI Express, Serial ATA, USB 2.0, and Gigabit Ethernet. The Type 6 pinout provides the ability to offer PCI Express, Serial ATA, and LPC options thereby expanding the range of potential peripherals. The robust thermal and mechanical concept, combined with extended power-management capabilities, is perfectly suited for all applications.

Carrier board designers can use as little or as many of the I/O interfaces as deemed necessary. The carrier board can therefore provide all the interface connectors required to attach the system to the application specific peripherals. This versatility allows the designer to create a dense and optimized package, which results in a more reliable product while simplifying system integration. Most importantly, COM Express™ modules are scalable, which means once an application has been created there is the ability to diversify the product range through the use of different performance class or form factor size modules. Simply unplug one module and replace it with another, no redesign is necessary.

conga-TS77 Options Information

The conga-TS77 is available in twelve variants. This user's guide describes all of these variants. The tables below show the different configurations available. Check for the Part No. that applies to your product. This will tell you what options described in this user's guide are available on your particular module.

conga-TS77

Part-No.	046501	046502	046503	046504	046505	046506
Processor	Intel® Core™ i7-3612QE 2.1 GHz 4 Core™	Intel® Core™ i7-3555LE 2.5 GHz 2 Core™	Intel® Core™ i7-3517UE 1.7 GHz 2 Core™	Intel® Core™ i5-3610ME 2.7 GHz 2 Core™	Intel [®] Core™ i3-3217UE 1.6 GHz 2 Core™	Intel® Core™ i7-3615QE 2.3 GHz 4 Core™
Intel® Smart Cache	6 MByte	4 MByte	4 MByte	3 MByte	3 MByte	6 MByte
PEG	Yes	Yes	Yes	Yes	Yes	Yes
SDVO	1 Port	1 Port				
DisplayPort (DP)	Yes	Yes	Yes	Yes	Yes	Yes
HDMI	Yes	Yes	Yes	Yes	Yes	Yes
Processor TDP	35 W	25 W	17 W	35 W	17 W	45 W

Part-No.	046507	046508	046509	046510	046511	046512
Processor	Intel® Core™ i3-3120ME 2.4 GHz 2 Core™	Intel® Celeron® 827E 1.4 GHz 1 Core™	Intel [®] Celeron [®] 847E 1.1 GHz 2 Core™	Intel® Celeron® 1047UE 1.4 GHz 2 Core™	Intel® Celeron® 1020E 2.2 GHz 2 Core™	Intel® Celeron® 927UE 1.5 GHz 1 Core™
Intel [®] Smart Cache	3 MByte	1.5 MByte	2 MByte	2 MByte	2 MByte	1 MByte
PEG	Yes	Yes	Yes	Yes	Yes	No
SDVO	1 Port	1 Port	1 Port	1 Port	1 Port	1 Port
DisplayPort (DP)	Yes	Yes	Yes	Yes	Yes	Yes
HDMI	Yes	Yes	Yes	Yes	Yes	Yes
Processor TDP	35 W	17 W	17 W	17 W	35 W	17 W

⇒Note

The conga-TS77 variants that feature the Intel[®] Celeron[®] 1020E processor support three independent displays. Other celeron variants support only two independent displays.

2 Specifications

2.1 Feature List

Table 1Feature Summary

Form Factor	Based on COM Express™ standard pinout Type 6 Rev. 2.1 (Basic size 95 x 125mm).			
Processor	Intel® Core™ i7 (3612QE, 3555L, 3517UE, 3615QE) Intel® Core™ i5 (3610ME) Intel® Core™ i3 (3217UE, 3120ME) Intel® Celeron® (827E, 847E, 1047UE, 1020E, 927UE)			
Memory	2 sockets: SO-DIMM DDR3 up to 1600MT/s, maximum 16-GByte. Sockets located top and bottom side of module.			
Chipset	Intel® 7 Series Chipset: Intel® BD82QM77 PCH (BD82HM76 for Celeron® equipped modules)			
Audio	HDA (High Definition Audio)/digital audio interface with support for multiple codecs			
Ethernet	Gigabit Ethernet: Integrated within the Intel® QM77 (HM76) + Intel® 82579LM Phy.			
Graphics Options	 Intel[®] HD Graphics 4000, Intel[®] Flexible Display Interface (FDI), Intel[®] Dynamic Video Memory Technology (Intel[®] DVMT) OpenGL 3.1 and DirectX11 support. Three independent pipelines provide support for three independent displays (must be 2 DisplayPort plus any other display). CRT Interface with 340.4 MHz RAMDAC. Resolutions up to 2048x1536 @ 75Hz (QXGA) Flat panel Interface (integrated) with 25-112MHz LVDS Transmitter. Supports: Single-channel LVDS interface: 1 x 18 bpp or 1 x 24 bpp. Dual channel LVDS interface: 2 x 18 bpp or 2 x 24 bpp panel. VESA LVDS color mappings Automatic Panel Detection via Embedded Panel Interface based on VESA EDID™ 1.3. Resolutions 640x480 up to 1920x1200 (WUXGA) 1 PEG x16 Gen 3 (8GT/s) support (variants with HM76 PCH and i3 processors are Gen 2 compliant only) 			
Peripheral Interfaces	 4x Serial ATA® with RAID support 0/1/5/10 (no RAID support on variants with HM76 PCH) 7 PCI Express® Lanes. Support for full 5 Gb/s bandwidth in each direction per x1 links (can be configured via BIOS firmware to support three x1 and one x4 links. A special BIOS is required for one x4 link). 8x USB 2.0 (EHCI) 4x USB 3.0 LPC Bus I²C Bus, Fast Mode, multimaster SM Bus 			
BIOS	AMI Aptio® UEFI 2.x firmware, 8MByte serial SPI with congatec Embedded BIOS features			
Power Managemen	t ACPI 3.0 compliant with battery support. Also supports Suspend to RAM (S3).			

Note

congatec

Some of the features mentioned in the above Feature Summary are optional. Check the article number of your module and compare it to the option information list on page 12 of this user's guide to determine what options are available on your particular module.

The conga-TS77 variants that feature the Intel[®] Celeron[®] 1020E processor support three independent displays. Other celeron variants support only two independent displays.


2.2 Supported Operating Systems

The conga-TS77 supports the following operating systems.

- Microsoft[®] Windows[®] 8
- Microsoft[®] Windows[®] 7
- Microsoft[®] Windows[®] XP
- Microsoft[®] Windows[®] Embedded Standard
- Linux

2.3 Mechanical Dimensions


- 95.0 mm x 125.0 mm (3.74" x 4.92")
- Height approximately 18 or 21mm (including heatspreader) depending on the carrier board connector that is used. If the 5mm (height) carrier board connector is used then approximate overall height is 18mm. If the 8mm (height) carrier board connector is used then approximate overall height is 21mm.



2.4 Supply Voltage Standard Power

• 12V DC ± 5%

The dynamic range shall not exceed the static range.



2.4.1 Electrical Characteristics

Power supply pins on the module's connectors limit the amount of input power. The following table provides an overview of the limitations for pinout Type 6 (dual connector, 440 pins).

Power Rail	Module Pin Current Capability (Amps)	Nominal Input (Volts)				Max. Module Input Power (w. derated input) (Watts)	Conversion	Max. Load Power (Watts)
VCC_12V	12	12	11.4-12.6	11.4	+/- 100	137	85%	116
VCC_5V-SBY	2	5	4.75-5.25	4.75	+/- 50	9		
VCC_RTC	0.5	3	2.0-3.3		+/- 20			

2.4.2 Rise Time

The input voltages shall rise from 10% of nominal to 90% of nominal at a minimum slope of 250V/s. The smooth turn-on requires that during the 10% to 90% portion of the rise time, the slope of the turn-on waveform must be positive.

2.5 Power Consumption

The power consumption values listed in this document were measured under a controlled environment. The hardware used for testing includes a conga-TS77 module, conga-Cdebug carrier board, CRT monitor, SATA drive, and USB keyboard. The conga-Cdebug is modified so that the 12V input is only routed to the module and all other circuity on the carrier itself is powered by the 5V input. The SATA drive was powered externally by an ATX power supply so that it does not influence the power consumption value that is measured for the module. The USB keyboard was detached once the module was configured within the OS. All recorded values were averaged over a 30 second time period. Cooling of the module was done by the module specific heatpipe heatspreader and a fan cooled heatsink to measure the power consumption under normal thermal conditions.

The conga-Cdebug originally does not provide 5V standby power. Therefore, an extra 5V_SB connection without any external loads was made. Using this setup, the power consumption of the module in S3 (Standby) mode was measured directly.

Each module was measured while running Windows 7 Professional 64Bit, Hyper Threading enabled, Speed Step enabled, CPU Turbo Mode enabled and Power Plan set to "Power Saver". This setting ensures that Core™ processors run in LFM (lowest frequency mode) with minimal core voltage during desktop idle. Each module was tested while using two 1GB memory modules. Using different sizes of RAM, as well as one or two memory modules, will cause slight variances in the measured results.

To measure the worst case power consumption the cooling solution was removed and the CPU core temperature was allowed to run up to between 95° and 100°C while running 100% workload with the Power Plan set to "Balanced". The peak current value was then recorded. This value should be taken into consideration when designing the system's power supply to ensure that the power supply is sufficient during worst case scenarios.

Power consumption values were recorded during the following stages:

Windows 7 (64 bit)

- Desktop Idle (power plan = Power Saver)
- 100% CPU workload (see note below, power plan = Power Saver)
- 100% CPU workload at approximately 100°C peak power consumption (power plan = Balanced)
- Suspend to RAM. Supply power for S3 mode is 5V.



A software tool was used to stress the CPU to Max Turbo Frequency.

Processor Information

The tables below provide additional information about the power consumption data for each of the conga-TS777 variants offered. The values are recorded at various operating mode.

2.5.1 conga-TS77 Intel[®] Core[™] i7-3612QE 2.1 GHz

conga-TS77 Art. No. 046501	Intel® Core™ i7-3612QE 2.1 GHz 4 Core™ 6MB Intel® Smart Cache (22nm) Layout Rev. TS77LA0 /BIOS Rev. TS77R000					
Max Turbo Frequency	3.1 GHz	3.1 GHz				
Memory Size	2GB	2GB				
Operating System	Windows 7 (64 bit)					
Power State	Desktop Idle 100% workload 100% workload approx. Suspend to Ram (S3) 5V Input Power 100°C CPU temp (peak) 100°C CPU temp (peak) 100°C CPU temp (peak)					
Power consumption (Amps./Watts)	0.40 A/4.8 W (12V)	3.69 A/44.3 W (12V)	4.02 A/48.2 W (12V)	0.10 A/0.5 W (5V)		

2.5.2 conga-TS77 Intel[®] Core[™] i7-3555LE 2.5 GHz

conga-TS77 Art. No. 046502	Intel® Core™ i7-3555LE 2.5 GHz_2 Core™ 4MB Intel® Smart Cache (22nm) Layout Rev. TS77LA0 /BIOS Rev. TS77R000				
Max Turbo Frequency	3.2 GHz	3.2 GHz			
Memory Size	2GB				
Operating System	Windows 7 (64 bit)				
Power State	Desktop Idle	100% workload	100% workload approx. 100°C CPU temp (peak)	Suspend to Ram (S3) 5V Input Power	
Power consumption (Amps./Watts)	0.42 A/5.0 W (12V)	2.48 A/29.7 W (12V)	3.08 A/36.9 W (12V)	0.14 A /0.7 W (5V)	

2.5.3 conga-TS77 Intel[®] Core[™] i7-3517UE 1.7 GHz

conga-TS77 Art. No. 046503	Intel® Core™ i7-3517UE 1.7 GHz 2 Core™ 4MB Intel® Smart Cache (22nm) Layout Rev. TS77LA0 /BIOS Rev. TS77R000				
Max Turbo Frequency	2.8 GHz	2.8 GHz			
Memory Size	2GB	2GB			
Operating System	Windows 7 (64 bit)				
Power State	Desktop Idle	100% workload	100% workload approx. 100°C CPU temp (peak)	Suspend to Ram (S3) 5V Input Power	
Power consumption (Amps./Watts)	0.39 A/4.7 W (12V)	1.98 A/23.7 W (12V)	2.33 A/27.9 W (12V)	0.1 A/0.5 W (5V)	

2.5.4 conga-TS77 Intel[®] Core[™] i7-3615QE 2.3 GHz

conga-TS77 Art. No. 046506	Intel® Core™ i7-3615QE 2.3 GHz 4 Core™ 6MB Intel® Smart Cache (22nm) Layout Rev. TS77LA0 /BIOS Rev. TS77R000					
Max Turbo Frequency	3.3 GHz	3.3 GHz				
Memory Size	2GB					
Operating System	Windows 7 (64 bit)	Windows 7 (64 bit)				
Power State	Desktop Idle	100% workload	100% workload approx. 100°C CPU temp (peak)	Suspend to Ram (S3) 5V Input Power		
Power consumption (Amps./Watts)	0.42 A/5.0 W (12V)	4.85 A/58.2 W (12V)	4.48 A/53.7 W (12V)	0.14 A/0.7 W (5V)		

2.5.5 conga-TS77 Intel[®] Core[™] i5-3610ME 2.7 GHz

conga-TS77 Art. No. 046504	Intel® Core™ i5-3610ME 2.7 GHz 2 Core™ 3MB Intel® Smart Cache (22nm) Layout Rev. TS77LA0 /BIOS Rev. TS77R000				
Max Turbo Frequency	3.3 MHz	3.3 MHz			
Memory Size	2GB				
Operating System	Windows 7 (64 bit)				
Power State	Desktop Idle	100% workload	100% workload approx. 100°C CPU temp (peak)	Suspend to Ram (S3) 5V Input Power	
Power consumption (Ams/Watts)	0.39 A/4.7 W (12V)	2.50 A/30.0 W (12V)	4.20 A/50.4 W (12V)	0.10 A/0.5 W (5V)	

2.5.6 conga-TS77 Intel[®] Core[™] i3-3217UE 1.6 GHz

conga-TS77 Art. No. 046505	Intel® Core™ i3-3217UE 1.6 GHz 2 Core™ 3MB Intel® Smart Cache (22nm) Layout Rev. TS77LA0 /BIOS Rev. TS77R000				
Max Turbo Frequency	Not supported	Not supported			
Memory Size	2GB	2GB			
Operating System	Windows 7 (64 bit)				
Power State	Desktop Idle	100% workload	100% workload approx. 100°C CPU temp (peak)	Suspend to Ram (S3) 5V Input Power	
Power consumption (Amps/Watts)	0.37 A/4.4 W (12V)	1.18 A/14.2 W (12V)	2.44 A/29.3 W (12V)	0.10 A/0.5 W (5V)	

2.5.7 conga-TS77 Intel[®] Core[™] i3-3120ME 2.4 GHz

conga-TS77 Art. No. 046507	Intel® i3-3120ME 2.4 GHz 2 Core™ 3MB Intel® Smart Cache (22nm) Layout Rev. TS77LA0 /BIOS Rev. TS77R000					
Max Turbo Frequency	Not supported	Not supported				
Memory Size	2GB					
Operating System	Windows 7 (64 bit)					
Power State	Desktop Idle	100% workload	100% workload approx. 100°C CPU temp (peak)	Suspend to Ram (S3) 5V Input Power		
Power consumption (Amps/Watts)	0.40 A/4.8 W (12V)	1.69 A/20.3 W (12V)	3.26 A/39.1 W (12V)	0.10 A/0.5 W (5V)		

2.5.8 conga-TS77 Intel[®] Celeron[®] 827E 1.4 GHz 1 Core[™]

conga-TS77 Art. No. 046508	Intel® Celeron® 827E 1.4 GHz 1 Core™ 1.5MB Intel® Smart Cache (32nm) Layout Rev. TS77LX0 /BIOS Rev. TS77R000					
Max Turbo Frequency	Not supported	Not supported				
Memory Size	2GB	2GB				
Operating System	Windows 7 (64 bit)					
Power State	Desktop Idle	100% workload	100% workload approx. 100°C CPU temp (peak)	Suspend to Ram (S3) 5V Input Power		
Power consumption (Amps/Watts)	0.57 A/6.9 W (12V)	1.08 A/12.9 W (12V)	2.19 A/26.3 W (12V)	0.10 A/0.5 W (5V)		

2.5.9 conga-TS77 Intel[®] Celeron[®] 847E 1.1 GHz 2 Core[™]

conga-TS77 Art. No. 046509	Intel® Celeron® 847E 1.1 GHz 2 Core™ 2MB Intel® Smart Cache (32nm) Layout Rev. TS77LX0 /BIOS Rev. TS77R000					
Max Turbo Frequency	Not supported	Not supported				
Memory Size	2GB	2GB				
Operating System	Windows 7 (64 bit)					
Power State	Desktop Idle	100% workload	100% workload approx. 100°C CPU temp (peak)	Suspend to Ram (S3) 5V Input Power		
Power consumption (Amps/Watts)	0.57 A/6.9 W (12V)	1.30 A/15.6 W (12V)	1.39 A/16.7 W (12V)	0.10 A/0.5 W (5V)		

2.5.10 conga-TS77 Intel[®] Celeron[®] 1047UE 1.4 GHz 2 Core[™]

conga-TS77 Art. No. 046510	Intel® Celeron® 1047UE 1.4 GHz 2 Core™ 2MB Intel® Smart Cache (22nm) Layout Rev. TS77LX0 /BIOS Rev. TS77R000				
Max Turbo Frequency	Not supported	Not supported			
Memory Size	2GB	2GB			
Operating System	Windows 7 (64 bit)				
Power State	Desktop Idle	100% workload	100% workload approx. 100°C CPU temp (peak)	Suspend to Ram (S3) 5V Input Power	
Power consumption (Amps/Watts)	0.37 A/4.4 W (12V)	0.98 A/11.7 W (12V)	1.39 A/16.7 W (12V)	0.10 A/0.5 W (5V)	

2.5.11 conga-TS77 Intel[®] Celeron[®] 1020E 2.2 GHz 2 Core[™]

conga-TS77 Art. No. 046511	Intel® Celeron® 1020E 2.2 GHz 2 Core™ 2MB Intel® Smart Cache (22nm) Layout Rev. TS77LX0 /BIOS Rev. TS77R000					
Max Turbo Frequency	Not supported	Not supported				
Memory Size	2GB					
Operating System	Windows 7 (64 bit)					
Power State	Desktop Idle	100% workload	100% workload approx. 100°C CPU temp (peak)	Suspend to Ram (S3) 5V Input Power		
Power consumption (Amps/Watts)	0.37 A/4.4 W (12V)	1.54 A/18.5 W (12V)	2.23 A/26.8 W (12V)	0.08 A/0.4 W (5V)		

2.5.12 conga-TS77 Intel[®] Celeron® 927UE 1.5 GHz 1 Core™

conga-TS77 Art. No. 046512	Intel® Celeron® 927UE 1.5 GHz 1 Core™ 1MB Intel® Smart Cache (22nm) Layout Rev. TS77LX0 /BIOS Rev. TS77R000				
Max Turbo Frequency	Not supported				
Memory Size	2GB				
Operating System	Windows 7 (64 bit)				
Power State	Desktop Idle	100% workload	100% workload approx. 100°C CPU temp (peak)	Suspend to Ram (S3) 5V Input Power	
Power consumption (Amps/Watts)	0.35 A/4.2 W (12V)	0.79 A/9.5 W (12V)	1.25 A/15.0 W (12V)	0.10 A/0.5 W (5V)	

Note

All recorded power consumption values are approximate and only valid for the controlled environment described earlier. 100% workload refers to the CPU workload and not the maximum workload of the complete module. Supply power for S3 mode is 5V while all other measured modes are supplied with 12V power. Power consumption results will vary depending on the workload of other components such as graphics engine, memory, etc.

2.6 Supply Voltage Battery Power

- 2.0V-3.5V DC
- Typical 3V DC

2.6.1 CMOS Battery Power Consumption

RTC @ 20°C	Voltage	Current
Integrated in the Intel [®] BD82QM77 or BD82HM76 PCH	3V DC	2.27 μA

The CMOS battery power consumption value listed above should not be used to calculate CMOS battery lifetime. You should measure the CMOS battery power consumption in your customer specific application in worst case conditions, for example during high temperature and high battery voltage. The self-discharge of the battery must also be considered when determining CMOS battery lifetime. For more information about calculating CMOS battery lifetime refer to application note AN9_RTC_Battery_Lifetime.pdf, which can be found on the congatec AG website at www.congatec.com.

2.7 Environmental Specifications

Temperature	Operation: 0° to 60°C	Storage: -20° to +80°C
Humidity	Operation: 10% to 90%	Storage: 5% to 95%



The above operating temperatures must be strictly adhered to at all times. When using a heatspreader the maximum operating temperature refers to any measurable spot on the heatspreader's surface.


congatec AG strongly recommends that you use the appropriate congatec module heatspreader as a thermal interface between the module and your application specific cooling solution.

If for some reason it is not possible to use the appropriate congatec module heatspreader, then it is the responsibility of the operator to ensure that all components found on the module operate within the component manufacturer's specified temperature range.

For more information about operating a congatec module without heatspreader contact congatec technical support.

Humidity specifications are for non-condensing conditions.

3 Block Diagram



4 Heatspreader

An important factor for each system integration is the thermal design. The heatspreader acts as a thermal coupling device to the module and its aluminum plate is 3mm thick.

The heatspreader is thermally coupled to the CPU and other heat generating components via a heat pipe.

Although the heatspreader is the thermal interface where most of the heat generated by the module is dissipated, it is not to be considered as a heatsink. It has been designed as a thermal interface between the module and the application specific thermal solution. The application specific thermal solution may use heatsinks with fans, and/or heat pipes, which can be attached to the heatspreader. Some thermal solutions may also require that the heatspreader is attached directly to the systems chassis thereby using the whole chassis as a heat dissipater.


For additional information about the conga-TS77 heatspreader, refer to section 4.2 of this document.




There are mounting holes on the heatspreader designed to attach the heatspreader to the module. These mounting holes must be used to ensure that all components that are required to make contact with heatspreader do so. Failure to utilize these mounting holes will result in improper contact between these components and heatspreader thereby reducing heat dissipation efficiency.

Attention must be given to the mounting solution used to mount the heatspreader and module into the system chassis. Do not use a threaded heatspreader together with threaded carrier board standoffs. The combination of the two threads may be staggered, which could lead to stripping or cross-threading of the threads in either the standoffs of the heatspreader or carrier board.

4.1 Heatspreader Dimensions



cross sectional view A-A



Note


All measurements are in millimeters. Torque specification for heatspreader screws is 0.3 Nm. Mechanical system assembly mounting shall follow the valid DIN/ISO specifications.



When using the heatspreader in a high shock and/or vibration environment, congatec recommends the use of a thread-locking fluid on the heatspreader screws to ensure the above mentioned torque specification is maintained.

4.2 Heatspreader Thermal Imagery

The conga-TS77 heatspreader solution features heat pipes. A heat pipe is a simple device that can quickly transfer heat from one point to another. They are often referred to as the "superconductors" of heat as they possess an extra ordinary heat transfer capacity and rate with almost no heat loss. The thermal image below provides a reference to where the heat is being transferred to on the heatspreader surface area when using the conga-BM57, which is similar to conga-TS77. All surface temperatures shown in the thermal image are in centigrade. System designers must ensure that the system's cooling solution is designed to dissipate the heat from the hottest surface spots of the heatspreader.




5 Onboard Temperature Sensors

Onboard the conga-TS77 are two sensors - the board temperature sensor and the system environment temperature sensor. These sensors are defined in the CGOS API as CGOS_TEMP_BOARD and CGOS_TEMP_ENV.


Board Temperature Sensor:

The board sensor is located at the top of the conga-TS77. This sensor measures the board temperature and is defined in CGOS API as CGOS_TEMP_BOARD. It is located on the module as shown below:



System Environment Temperature Sensor:


The system environment sensor is located at the bottom of the conga-TS77. This sensor measures the system environment temperature and is defined in CGOS API as CGOS_TEMP_ENV. It is located on the module as shown below:



6 Connector Subsystems Rows A, B, C, D

The conga-TS77 is connected to the carrier board via two 220-pin connectors (COM Express Type 6 pinout) for a total of 440 pins connectivity. These connectors are broken down into four rows. The primary connector consists of rows A and B while the secondary connector consists of rows C and D.

In this view the connectors are seen "through" the module.



6.1 Primary Connector Rows A and B

The following subsystems can be found on the primary connector rows A and B.

6.1.1 Serial ATA[™] (SATA)

Six Serial ATA connections are provided via the Intel[®] BD82QM77 or BD82HM76 (QM77 or HM76) PCH. The conga-TS77 provides 4 SATA ports (SATA 0-3) externally. Two of these SATA ports (SATA 0 and 1) support Gen 3 with up to 6.0 Gb/s transfer rate. The other two SATA ports (SATA 2 and 3) are Gen 2.6 compliant, supporting transfer rates up to 3Gb/s.

6.1.2 USB 2.0

The conga-TS77 offers two EHCI USB host controllers that support USB high speed signalling via Intel® BD82QM77 or BD82HM76 (QM77 or HM76) PCH. These controllers comply with USB standard 1.1 and 2.0 and offer a total of 8 USB ports via connector rows A and B. Each port is capable of supporting USB 1.1 and 2.0 compliant devices. For more information about how the USB host controllers are routed see section 8.6.

6.1.3 High Definition Audio (HDA) Interface

The conga-TS77 provides an interface that supports the connection of HDA audio codecs.

6.1.4 Gigabit Ethernet

The conga-TS77 is equipped with a Gigabit Ethernet Controller that is integrated within the Intel® BD82QM77 or BD82HM76 (QM77 or HM76) PCH. This controller is combined with an Intel® 82579LM Phy that is implemented through the use of the seventh PCI Express lane. The Ethernet interface consists of 4 pairs of low voltage differential pair signals designated from GBE0_MD0± to GBE0_MD3± plus control signals for link activity indicators. These signals can be used to connect to a 10/100/1000 BaseT RJ45 connector with integrated or external isolation magnetics on the carrier board.

Note

The GBE0_LINK# output is only active during a 100Mbit or 1Gbit connection, it is not active during a 10Mbit connection. This is a limitation of Ethernet controller since it only has 3 LED outputs, ACT#, LINK100# and LINK1000#. The GBE0_LINK# signal is a logic AND of the GBE0_LINK100# and GBE0_LINK1000# signals on the conga-TS77 module.

6.1.5 LPC Bus

conga-TS77 offers the LPC (Low Pin Count) bus through the use of the Intel® BD82QM77 or BD82HM76 (QM77 or HM76) PCH. There are many devices available for this Intel® defined bus. The LPC bus corresponds approximately to a serialized ISA bus yet with a significantly reduced number of signals. Due to the software compatibility to the ISA bus, I/O extensions such as additional serial ports can be easily implemented on an application specific baseboard using this bus. See section 10.2.1 for more information about the LPC Bus.

6.1.6 I²C Bus Fast Mode

The I²C bus is implemented through the congatec board controller (STMicroelectronics STM32) and accessed through the congatec CGOS driver and API. The controller provides a Fast Mode multi-master I²C Bus that has maximum I²C bandwidth.

6.1.7 PCI Express™

The conga-TS77 offers 8 PCI Express™ lanes via the Intel® BD82QM77 or BD82HM76 (QM77 or HM76) PCH. The Gen 2 PCI Express™ interface offers support for full 5 Gb/s bandwidth in each direction per x1 link.

One of the eight PCI Express lanes is utilized by the onboard Gigabit Ethernet interface. Six PCI Express lanes are available on the A,B connector row. Default configuration for these 6 lanes is 6x1 link. A 1x4 and 2x1 link configuration is also possible but requires a special/customized BIOS firmware. Contact congatec technical support for more information about this subject.

The PCI Express interface is based on the PCI Express Specification 2.0 with Gen 1 (2.5Gb/s) and Gen 2 (5 Gb/s) speed.

6.1.8 ExpressCard[™]

The conga-TS77 supports the implementation of ExpressCards, which requires the dedication of one USB port or a x1 PCI Express link for each ExpressCard used.

6.1.9 Graphics Output (VGA/CRT)

The conga-TS77 graphics are driven by a Mobile Intel[®] 7 Series HD 4000 graphics engine, incorporated within the processor found on the conga-TS77. This graphic engine offers significantly higher performance than previous Intel[®] graphics engines found on previous Intel[®] chipsets.

Note

condated

conga-TS77 variants that feature the Intel[®] HM76 PCH are driven by Mobile Intel[®] 6 Series HD graphics engine.

6.1.10 LCD

The Intel® BD82QM77 or BD82HM76 (QM77 or HM76) PCH, found on the conga-TS77, offers an integrated dual channel LVDS interface. There are two LVDS transmitter channels (Channel A and Channel B) in the LVDS interface. Channel A and Channel B consist of 4-data pairs and a clock pair each.

6.1.11 General Purpose Serial Interface

Two TTL compatible two wire ports are available on Type 6 COM Express modules. These pins are designated SER0_TX, SER0_RX, SER1_TX and SER1_RX. Data out of the module is on the _TX pins. Hardware handshaking and hardware flow control are not supported. The module asynchronous serial ports are intended for general purpose use and for use with debugging software that make use of the "console redirect" features available in many operating systems.

Note

The General Purpose Serial Interface is not supported on the conga-TS77 module.

6.1.12 Power Control

PWR_OK


Power OK from main power supply or carrier board voltage regulator circuitry. A high value indicates that the power is good and the module can start its onboard power sequencing.

Carrier board hardware must drive this signal low until all power rails and clocks are stable. Releasing PWR_OK too early or not driving it low at all can cause numerous boot up problems. It is a good design practice to delay the PWR_OK signal a little (typically 100ms) after all carrier board power rails are up, to ensure a stable system.


Note

The module is kept in reset as long as the PWR_OK is driven by carrier board hardware.

A sample screenshot is shown below:



The conga-TS77 PWR_OK input circuitry is implemented as shown below:



The voltage divider ensures that the input complies with 3.3V CMOS characteristic and also allows for carrier board designs that are not driving PWR_OK. Although the PWR_OK input is not mandatory for the onboard power-up sequencing, it is strongly recommended that the carrier board hardware drives the signal low until it is safe to let the module boot-up.

When considering the above shown voltage divider circuitry and the transistor stage, the voltage measured at the PWR_OK input pin may be only around 0.8V when the 12V is applied to the module. Actively driving PWR_OK high is compliant to the COM Express specification but this can cause back driving. Therefore, congatec recommends driving the PWR_OK low to keep the module in reset and tri-state PWR_OK when the carrier board hardware is ready to boot.

The three typical usage scenarios for a carrier board design are:

- Connect PWR_OK to the "power good" signal of an ATX type power supply.
- Connect PWR_OK to the last voltage regulator in the chain on the carrier board.
- Simply pull PWR_OK with a 1k resistor to the carrier board 3.3V power rail.

With this solution, it must be ensured that by the time the 3.3V is up, all carrier board hardware is fully powered and all clocks are stable.

The conga-TS77 provides support for controlling ATX-style power supplies. When not using an ATX power supply then the conga-TS77's pins SUS_S3/PS_ON, 5V_SB, and PWRBTN# should be left unconnected.

SUS_S3#/PS_ON#

The SUS_S3#/PS_ON# (pin A15 on the A-B connector) signal is an active-low output that can be used to turn on the main outputs of an ATX-style power supply. In order to accomplish this the signal must be inverted with an inverter/transistor that is supplied by standby voltage and is located on the carrier board.

PWRBTN#

When using ATX-style power supplies PWRBTN# (pin B12 on the A-B connector) is used to connect to a momentary-contact, active-low debounced push-button input while the other terminal on the push-button must be connected to ground. This signal is internally pulled up to 3V_SB using a 10k resistor. When PWRBTN# is asserted it indicates that an operator wants to turn the power on or off. The response to this signal from the system may vary as a result of modifications made in BIOS settings or by system software.

Power Supply Implementation Guidelines

12 volt input power is the sole operational power source for the conga-TS77. The remaining necessary voltages are internally generated on the module using onboard voltage regulators. A carrier board designer should be aware of the following important information when designing a power supply for a conga-TS77 application:

• It has also been noticed that on some occasions, problems occur when using a 12V power supply that produces non monotonic voltage when powered up. The problem is that some internal circuits on the module (e.g. clock-generator chips) will generate their own reset signals when the supply voltage exceeds a certain voltage threshold. A voltage dip after passing this threshold may lead to these circuits becoming confused resulting in a malfunction. It must be mentioned that this problem is quite rare but has been observed in some mobile power supply applications. The best way to ensure that this problem is not encountered is to observe the power supply rise waveform through the use of an oscilloscope to determine if the rise is indeed monotonic and does not have any dips. This should be done during the power supply qualification phase therefore ensuring that the above mentioned problem doesn't arise in the application. For more information about this issue visit www.formfactors.org and view page 25 figure 7 of the document "ATX12V Power Supply Design Guide V2.2".

6.1.13 Power Management

ACPI 3.0 compliant with battery support. Also supports Suspend to RAM (S3).

6.2 Secondary Connector Rows C and D

The following subsystems can be found on the secondary connector rows C and D.

6.2.1 PCI Express™


The conga-TS77 offers 8 PCI Express[™] lanes via the Intel[®] BD82QM77 or BD82HM76 (QM77 or HM76) PCH. The Gen 2 PCI Express[™] interface offers support for full 5 Gb/s bandwidth in each direction per x1 link. One of these PCI Express lanes (PCIe lane 7) is available on the C,D connector row.

The PCI Express interface is based on the PCI Express Specification 2.0 with Gen 1 (2.5Gb/s) and Gen 2 (5 Gb/s) speed.

6.2.2 PCI Express Graphics (PEG)

PCI Express Graphics (PEG) is supported on conga-TS77 variants. The PEG lanes are same as PCI Express lanes 16-31 and are fully compliant to the PCI Express Specification 3.0, with support for 8.0 Gb/s speed.

The x16 PEG interface is by default configured as a 1 x16 link. It is however possible to optionally configure the x16 PEG interface to support graphics and/or non-graphic PCI Express devices. This configuration increases the available PCI Express lanes on top of those explained in section 6.1.7 and section 6.2.1. It also enables the use of the PEG lanes for supporting x1, x2, x4 or x8 PCI Express devices.



The possible configurations as shown above are:

- 1 x16 link (default PEG)
- 2 x8 links
- 1 x8 + 2 x4 links

The sixteen PCIe lanes of the PEG interface are controlled by three controllers. Each controller can automatically operate on a lower link width allowing up to three simultaneous operating devices on the PEG interface.

The PEG root port configuration can be selected in the BIOS setup program. This feature is only available on conga-TS77 variants with hardware revision A.x or later.

• Note

The PEG lanes can not be linked together with the PCI Express lanes discussed in sections 6.1.7 and 6.2.1.

conga-TS77 variants that feature the Intel[®] HM76 PCH and Intel[®] i3 processors are PCI Express 2.0 compliant only. The variants that feature the Intel[®]Celeron 927UE processor do not support PEG.

6.2.3 SDVO

The Serial Digital Video Output (SDVO) is multiplexed with HDMI and DisplayPort on the Digital Display Interface channel 1 (DDI1) of the COM Express connector. It may be used for a third party SDVO compliant device connected to DDI1. See section 9.5 of this document for more information about enabling SDVO peripherals.

Note

The SDVO interface only supports the connection of DVI transmitters. The connection of other transmitters such as TV or LVDS is not supported.

The conga-TS77 provides three DDI's that support three independent displays. To enable three independent displays, the combination must be 2 DisplayPort plus any other display

6.2.4 HDMI

The Intel® BD82QM77 or BD82HM76 (QM77 or HM76) PCH on the conga-TS77 supports integrated HDMI, which is multiplexed onto the Digital Display Interface (DDI) of the COM Express connector. The Intel® QM77 or HM76 provides three ports capable of supporting HDMI. See section 9.5 of this document for more information about enabling HDMI peripherals.

Note

The conga-TS77 provides three DDI's that support three independent displays. To enable three independent displays, the combination must be 2 DisplayPort plus any other display.

6.2.5 DisplayPort (DP)

The conga-TS77 offers three DP ports, each capable of supporting link-speeds of 1.62 Gbps and 2.7 Gbps on 1, 2 or 4 data lanes. The DP is multiplexed onto the Digital Display Interface (DDI) of the COM Express connector. The DisplayPort specification is a VESA standard aimed at consolidating internal and external connection methods to reduce device complexity, supporting key cross industry applications, and providing performance scalability to enable the next generation of displays.

The Intel® BD82QM77 or BD82HM76 (QM77 or HM76) PCH supports a maximum of 3 DP ports simultaneously. See section 9.5 of this document for more information about enabling DisplayPort peripherals.

Note

The conga-TS77 provides three DDI's that support three independent displays. To enable three independent displays, the combination must be 2 DisplayPort plus any other display.

6.2.6 USB 3.0

The conga-TS77 offers one xHCl host controller provided by the Intel[®] BD82QM77 (QM77) PCH. This controller supports up to four SuperSpeed USB 3.0 ports and allows data transfers up to 5 Gb/s. It also supports SuperSpeed, high-speed, full-speed and low-speed traffic on the bus.

7 Additional Features

7.1 congatec Board Controller (cBC)

The conga-TS77 is equipped with a STMicroelectronics STM32 microcontroller. This onboard microcontroller plays an important role for most of the congatec embedded/industrial PC features. It fully isolates some of the embedded features such as system monitoring or the I²C bus from the x86 core architecture, which results in higher embedded feature performance and more reliability, even when the x86 processor is in a low power mode. It also ensures that the congatec embedded feature set is fully compatible amongst all congatec modules.

7.2 Board Information

The cBC provides a rich data-set of manufacturing and board information such as serial number, EAN number, hardware and firmware revisions, and so on. It also keeps track of dynamically changing data like runtime meter and boot counter.

7.3 Watchdog

The conga-TS77 is equipped with a multi stage watchdog solution that is triggered by software. The COM Express™ Specification does not provide support for external hardware triggering of the Watchdog, which means the conga-TS77 does not support external hardware triggering. For more information about the Watchdog feature, see the BIOS setup description in section 11.4.2 of this document and application note AN3_Watchdog.pdf on the congatec AG website at www.congatec.com.

) Note

The conga-TS77 module does not support the watchdog NMI mode. COM Express type 6 modules do not support the PCI bus and therefore the PCI_SERR# signal is not available. There is no way to drive a NMI to the processor without the presence of the PCI_SERR# PCI bus signal.

7.4 I²C Bus

The conga-TS77 offers support for the frequently used I²C bus. Thanks to the I²C host controller in the cBC, the I²C bus is multimaster capable and runs at fast mode.

7.5 Power Loss Control

The cBC has full control of the power-up of the module and therefore can be used to specify the behaviour of the system after a AC power loss condition. Supported modes are "Always On", "Remain Off" and "Last State".

7.6 OEM BIOS Customization

The conga-TS77 is equipped with congatec Embedded BIOS, which is based on American Megatrends Inc. Aptio UEFI firmware. The congatec Embedded BIOS allows system designers to modify the BIOS. For more information about customizing the congatec Embedded BIOS, refer to the congatec System Utility user's guide, which is called CGUTLm1x.pdf and can be found on the congatec website at www.congatec.com or contact technical support.

The customization features supported are described below:

7.6.1 OEM Default Settings

This feature allows system designers to create and store their own BIOS default configuration. Customized BIOS development by congatec for OEM default settings is no longer necessary because customers can easily perform this configuration by themselves using the congatec system utility CGUTIL. See congatec application note AN8_Create_OEM_Default_Map.pdf on the congatec website for details on how to add OEM default settings to the congatec Embedded BIOS.

7.6.2 OEM Boot Logo

This feature allows system designers to replace the standard text output displayed during POST with their own BIOS boot logo. Customized BIOS development by congatec for OEM Boot Logo is no longer necessary because customers can easily perform this configuration by themselves using the congatec system utility CGUTIL. See congatec application note AN8_Create_And_Add_Bootlogo.pdf on the congatec website for details on how to add OEM boot logo to the congatec Embedded BIOS.

7.6.3 OEM POST Logo

This feature allows system designers to replace the congatec POST logo displayed in the upper left corner of the screen during BIOS POST with their own BIOS POST logo. Use the congatec system utility CGUTIL 1.5.4 or later to replace/add the OEM POST logo.

7.6.4 OEM BIOS Code/Data

With the congatec embedded BIOS it is possible for system designers to add their own code to the BIOS POST process. The congatec Embedded BIOS first calls the OEM code before handing over control to the OS loader.

Except for custom specific code, this feature can also be used to support Win XP SLP installation, Window 7 SLIC table (OA2.0), Windows 8 OEM activation (OA3.0), verb tables for HDA codecs, PCI/PCIe opROMs, bootloaders, rare graphic modes and Super I/O controller initialization.

Note

The OEM BIOS code of the new UEFI based firmware is only called when the CSM (Compatibility Support Module) is enabled in the BIOS setup menu. Contact congatec technical support for more information on how to add OEM code.

7.6.5 OEM DXE Driver

This feature allows designers to add their own UEFI DXE driver to the congatec embedded BIOS. Contact congatec technical support for more information on how to add an OEM DXE driver.

7.7 congatec Battery Management Interface

In order to facilitate the development of battery powered mobile systems based on embedded modules, congatec AG has defined an interface for the exchange of data between a CPU module (using an ACPI operating system) and a Smart Battery system. A system developed according to the congatec Battery Management Interface Specification can provide the battery management functions supported by an ACPI capable operating system (e.g. charge state of the battery, information about the battery, alarms/events for certain battery states, ...) without the need for any additional modifications to the system BIOS.

In addition to the ACPI-Compliant Control Method Battery mentioned above, the latest versions of the conga-TS77 BIOS and board controller firmware also support LTC1760 battery manager from Linear Technology and a battery only solution (no charger). All three battery solutions are supported on the I2C bus and the SMBus. This gives the system designer more flexibility when choosing the appropriate battery sub-system.

For more information about this subject visit the congatec website and view the following documents:

- congatec Battery Management Interface Specification
- Battery System Design Guide
- conga-SBM³ User's Guide

7.8 API Support (CGOS)

In order to benefit from the above mentioned non-industry standard feature set, congatec provides an API that allows application software developers to easily integrate all these features into their code. The CGOS API (congatec Operating System Application Programming Interface) is the congatec proprietary API that is available for all commonly used Operating Systems such as Win32, Win64, Win CE, Linux. The architecture of the CGOS API driver provides the ability to write application software that runs unmodified on all congatec CPU modules. All the hardware related code is contained within the congatec embedded BIOS on the module. See section 1.1 of the CGOS API software developers guide, which is available on the congatec website .

7.9 Security Features

The conga-TS77 can be equipped optionally with a "Trusted Platform Module" (TPM 1.2). This TPM 1.2 includes coprocessors to calculate efficient hash and RSA algorithms with key lengths up to 2,048 bits as well as a real random number generator. Security sensitive applications like gaming and e-commerce will benefit also with improved authentication, integrity and confidence levels.

7.10 Suspend to Ram

The Suspend to RAM feature is available on the conga-TS77.

8 conga Tech Notes

The conga-TS77 has some technological features that require additional explanation. The following section will give the reader a better understanding of some of these features. This information will also help to gain a better understanding of the information found in the System Resources section of this user's guide as well as some of the setup nodes found in the BIOS Setup Program description section.

8.1 Intel Turbo Boost 2

Intel[®] Turbo Boost 2 Technology allows processor cores to run faster than the base operating frequency if it's operating below power, current, and temperature specification limits. Intel[®] Turbo Boost 2 Technology is activated when the Operating System (OS) requests the highest processor performance state. The maximum frequency of Intel[®] Turbo Boost 2 Technology is dependent on the number of active cores. The amount of time the processor spends in the Intel Turbo Boost 2 Technology state depends on the workload and operating environment. Any of the following can set the upper limit of Intel[®] Turbo Boost 2 Technology on a given workload:

- Number of active cores
- Estimated current consumption
- Estimated power consumption
- Processor temperature

When the processor is operating below these limits and the user's workload demands additional performance, the processor frequency will dynamically increase by 100 MHz on short and regular intervals until the upper limit is met or the maximum possible upside for the number of active cores is reached. For more information about Intel[®] Turbo Boost 2 Technology visit the Intel[®] website.

• Note

Only conga-TS77 module variants that feature the Core™ i7 and i5 processors support Intel® Turbo Boost 2 Technology. Refer to the power consumption tables in section 2.5 of this document for information about the max turbo frequency available for each variant of the conga-TS77.

8.2 Intel[®] Matrix Storage Technology

The Intel® BD82QM77 or BD82HM76 (QM77 or HM76) PCH provides support for Intel® Matrix Storage Technology, allowing AHCI functionality, RAID 0/1/5/10 Support and Intel® Smart Response Technology.

8.2.1 AHCI

The QM77 or HM76 provides hardware support for Advanced Host Controller Interface (AHCI), a new programming interface for SATA host controllers. Platforms supporting AHCI may take advantage of performance features such as no master/slave designation for SATA devices (each device is treated as a master) and hardware-assisted native command queuing. AHCI also provides usability enhancements such as Hot-Plug.

8.2.2 RAID

The industry-leading RAID capability provides high performance RAID 0, 1, 5, and 10 functionality on the 4 SATA ports of Intel[®] BD82QM77 (QM77) PCH. Software components include an Option ROM for pre-boot configuration and boot functionality, a Microsoft* Windows* compatible driver, and a user interface for configuration and management of the RAID capability of the Intel[®] BD82QM77 (QM77) PCH.

Note

RAID support is not available on conga-TS77 variants that feature the Intel® BD82HM76 (HM76) chipset.

8.2.3 Intel[®] Smart Response Technology

Intel® Smart Response Technology is a disk caching solution that can provide improved computer system performance with improved power savings. It allows configuration of a computer systems with the advantage of having HDDs for maximum storage capacity with system performance at or near SSD performance levels.

8.3 Intel[®] Processor Features

8.3.1 Thermal Monitor and Catastrophic Thermal Protection

Intel[®] CoreTM i7/i5/i3 and Celeron[®] processors have a thermal monitor feature that helps to control the processor temperature. The integrated TCC (Thermal Control Circuit) activates if the processor silicon reaches its maximum operating temperature. The activation temperature, that the Intel[®] Thermal Monitor uses to activate the TCC, cannot be configured by the user nor is it software visible.

The Thermal Monitor can control the processor temperature through the use of two different methods defined as TM1 and TM2. TM1 method consists of the modulation (starting and stopping) of the processor clocks at a 50% duty cycle. The TM2 method initiates an Enhanced Intel Speedstep transition to the lowest performance state once the processor silicon reaches the maximum operating temperature.

• Note

The maximum operating temperature for Intel[®] Core™ i7/i5/i3 and Celeron[®] processors is 100°C. TM2 mode is used for Intel[®] Core™ i7/i5/i3 and the latest generation of Celeron[®] processors.

Two modes are supported by the Thermal Monitor to activate the TCC. They are called Automatic and On-Demand. No additional hardware, software, or handling routines are necessary when using Automatic Mode.

Note

To ensure that the TCC is active for only short periods of time, thus reducing the impact on processor performance to a minimum, it is necessary to have a properly designed thermal solution. The Intel[®] Core™ i7/i5/i3 and Celeron[®] processor's respective datasheet can provide you with more information about this subject.

THERMTRIP# signal is used by Intel[®]'s CoreTM i7/i5/i3 and Celeron[®] processors for catastrophic thermal protection. If the processor's silicon reaches a temperature of approximately 125°C then the processor signal THERMTRIP# will go active and the system will automatically shut down to prevent any damage to the processor as a result of overheating. The THERMTRIP# signal activation is completely independent from processor activity and therefore does not produce any bus cycles.

Note

In order for THERMTRIP# to be able to automatically switch off the system, it is necessary to use an ATX style power supply.

8.3.2 Processor Performance Control

Intel[®] Core[™] i7/i5/i3 and Celeron[®] processors found on the conga-TS77 run at different voltage/frequency states (performance states), which is referred to as Enhanced Intel[®] SpeedStep[®] technology (EIST). Operating systems that support performance control take advantage of microprocessors that use several different performance states in order to efficiently operate the processor when it's not being fully utilized. The operating system will determine the necessary performance state that the processor should run at so that the optimal balance between performance and power consumption can be achieved during runtime.

The Windows family of operating systems links its processor performance control policy to the power scheme setting. You must ensure that your power scheme setting you choose, has the ability to support Enhanced Intel[®] SpeedStep[®] technology.

8.3.3 Intel[®] 64

The formerly known Intel[®] Extended Memory 64 Technology is an enhancement to Intel[®]'s IA-32 architecture. Intel[®] 64 is only available on Intel[®] Core[™] i7/i5/i3 and Celeron[®] processors and is designed to run with newly written 64-bit code and access more than 4GB of memory. Processors with Intel[®] 64 architecture support 64-bit-capable operating systems from Microsoft, Red Hat and SuSE. Processors running in legacy mode remain fully compatible with today's existing 32-bit applications and operating systems.

Platforms with Intel[®] 64 can be run in three basic ways :

- 1. Legacy Mode: 32-bit operating system and 32-bit applications. In this mode no software changes are required, however the benefits of Intel[®] 64 are not utilized.
- 2. **Compatibility Mode:** 64-bit operating system and 32-bit applications. This mode requires all device drivers to be 64-bit. The operating system will see the 64-bit extensions but the 32-bit application will not. Existing 32-bit applications do not need to be recompiled and may or may not benefit from the 64-bit extensions. The application will likely need to be re-certified by the vendor to run on the new 64-bit extended operating system.
- 3. **64-bit Mode:** 64-bit operating system and 64-bit applications. This usage requires 64-bit device drivers. It also requires applications to be modified for 64-bit operation and then recompiled and validated.

Intel[®] 64 provides support for:

- 64-bit flat virtual address space
- 64-bit pointers
- 64-bit wide general purpose registers
- 64-bit integer support

• Up to one Terabyte (TB) of platform address space

You can find more information about Intel® 64 Technology at: http://developer.intel.com/technology/intel64/index.htm

8.3.4 Intel[®] Virtualization Technology

Intel[®] Virtualization Technology (Intel[®] VT) makes a single system appear as multiple independent systems to software. This allows multiple, independent operating systems to run simultaneously on a single system. Intel[®] VT comprises technology components to support virtualization of platforms based on Intel architecture microprocessors and chipsets. Intel[®] Virtualization Technology for IA-32, Intel[®] 64 and Intel[®] Architecture Intel[®] VT-x) added hardware support in the processor to improve the virtualization performance and robustness.

Note

congatec does not offer virtual machine monitor (VMM) software. All VMM software support questions and queries should be directed to the VMM software vendor and not congatec technical support.

8.4 Thermal Management

ACPI is responsible for allowing the operating system to play an important part in the system's thermal management. This results in the operating system having the ability to take control of the operating environment by implementing cooling decisions according to the demands put on the CPU by the application.

The conga-TS77 ACPI thermal solution offers three different cooling policies:

Passive Cooling

When the temperature in the thermal zone must be reduced, the operating system can decrease the power consumption of the processor by throttling the processor clock. One of the advantages of this cooling policy is that passive cooling devices (in this case the processor) do not produce any noise. Use the "passive cooling trip point" setup node in the BIOS setup program to determine the temperature threshold that the operating system will use to start or stop the passive cooling procedure.

Active Cooling

During this cooling policy the operating system is turning the fan on/off. Although active cooling devices consume power and produce noise, they also have the ability to cool the thermal zone without having to reduce the overall system performance. Use the "active cooling trip point" setup node in the BIOS setup program to determine the temperature threshold that the operating system will use to start the active cooling device. It is stopped again when the temperature goes below the threshold (4°C hysteresis).

Critical Trip Point

If the temperature in the thermal zone reaches a critical point then the operating system will perform a system shut down in an orderly fashion in order to ensure that there is no damage done to the system as result of high temperatures. Use the "critical trip point" setup node in the BIOS setup program to determine the temperature threshold that the operating system will use to shut down the system.

• Note

The end user must determine the cooling preferences for the system by using the setup nodes in the BIOS setup program to establish the appropriate trip points. If passive cooling is activated and the processor temperature is above the trip point the processor clock is throttled according to the formula below.

$$\Delta P[\%] = TC1(T_n - T_{n-1}) + TC2(T_n - T_t)$$

- ΔP is the performance delta
- T_{t} is the target temperature = critical trip point
- The two coefficients TC1 and TC2 and the sampling period TSP are hardware dependent constants. These constants are set to fixed values for the conga-TS77:
- TC1= 1
- TC2= 5
- TSP= 5 seconds

See section 12 of the ACPI Specification 2.0 C for more information about passive cooling.

8.5 ACPI Suspend Modes and Resume Events

conga-TS77 supports S3 (STR= Suspend to RAM). For more information about S3 wake events see section 11.4.5 "ACPI Configuration Submenu".

S4 (Suspend to Disk) is not supported by the BIOS (S4_BIOS) but it is supported by the following operating systems (S4_OS= Hibernate):

• Windows 7, Windows Vista, Linux, Windows XP and Windows 2K

This table lists the "Wake Events" that resume the system from S3 unless otherwise stated in the "Conditions/Remarks" column:

Wake Event	Conditions/Remarks
Power Button	Wakes unconditionally from S3-S5.
Onboard LAN Event	Device driver must be configured for Wake On LAN support.
SMBALERT#	Wakes unconditionally from S3-S5.
PCI Express WAKE#	Wakes unconditionally from S3-S5.
PME#	Activate the wake up capabilities of a PCI device using Windows Device Manager configuration options for this device OR set Resume On PME# to Enabled in the Power setup menu.
USB Mouse/Keyboard Event	When Standby mode is set to S3, the following must be done for a USB Mouse/Keyboard Event to be used as a Wake Event. USB Hardware must be powered by standby power source. Set USB Device Wakeup from S3/S4 to ENABLED in the ACPI setup menu (if setup node is available in BIOS setup program). Under Windows XP add following registry entries: Add this key: HKEY_LOCAL_MACHINE\SYSTEM\CurrentControlSet\Services\usb Under this key add the following value: "USBBIOSx"=DWORD:0000000 Note that Windows XP disables USB wakeup from S3, so this entry has to be added to re-enable it. Configure USB keyboard/mouse to be able to wake up the system: In Device Manager look for the keyboard/mouse devices. Go to the Power Management tab and check 'Allow this device to bring the computer out of standby'. Note: When the standby state is set to S3 in the ACPI setup menu, the power management tab for USB keyboard /mouse devices only becomes available after adding the above registry entry and rebooting to allow the registry changes to take affect.
RTC Alarm	Activate and configure Resume On RTC Alarm in the Power setup menu. Only available in S5.
Watchdog Power Button Event	Wakes unconditionally from S3-S5.


⇒Note

The above list has been verified using a Windows XP SP3 ACPI enabled installation.

8.6 USB 2.0 EHCI Host Controller Support

The 8 available USB ports are provided by two USB 2.0 Rate Matching Hubs (RMH) integrated within the Intel[®] BD82QM77 or BD82HM76 (QM77 or HM76) PCH. Each EHCI controller has one hub connected to it as shown below. The Hubs convert low and full-speed traffic into high-speed traffic. When the RMHs are enabled, they will appear to software like an external hub is connected to Port 0 of each EHCI controller. In addition, port 1 of each of the RMHs is muxed with Port 1 of the EHCI controllers and is able to bypass the RMH for use as the Debug Port. The hub operates like any USB 2.0 Discrete Hub and will consume one tier of hubs allowed by the USB 2.0 Spec. A maximum of four additional non-root hubs can be supported on any of the PCH USB Ports. The RMH will report the following Vendor ID = 8087h and Product ID = 0024h.

Routing Diagram



9 Signal Descriptions and Pinout Tables

The following section describes the signals found on COM Express™ Type VI connectors used for congatec AG modules. The pinout of the modules complies with COM Express Type 6 Rev. 2.1.

Table 2 describes the terminology used in this section for the Signal Description tables. The PU/PD column indicates if a COM Express™ module pull-up or pull-down resistor has been used, if the field entry area in this column for the signal is empty, then no pull-up or pull-down resistor has been implemented by congatec.

The "#" symbol at the end of the signal name indicates that the active or asserted state occurs when the signal is at a low voltage level. When "#" is not present, the signal is asserted when at a high voltage level.

Note

The Signal Description tables do not list internal pull-ups or pull-downs implemented by the chip vendors, only pull-ups or pull-downs implemented by congatec are listed. For information about the internal pull-ups or pull-downs implemented by the chip vendors, refer to the respective chip's datasheet.

Table 2 Signal Tables Terminology Descriptions

Term	Description			
PU	congatec implemented pull-up resistor			
PD	congatec implemented pull-down resistor			
I/O 3.3V	Bi-directional signal 3.3V tolerant			
I/O 5V	Bi-directional signal 5V tolerant			
I 3.3V	Input 3.3V tolerant			
I 5V	Input 5V tolerant			
I/O 3.3VSB	Input 3.3V tolerant active in standby state			
O 3.3V	Output 3.3V signal level			
O 5V	Output 5V signal level			
OD	Open drain output			
Р	Power Input/Output			
DDC	Display Data Channel			
PCIE	In compliance with PCI Express Base Specification, Revision 2.0			
REF	Reference voltage output. May be sourced from a module power plane.			
PDS	Pull-down strap. A module output pin that is either tied to GND or is not connected. Used to signal module capabilities (pinout type) to the Carrier Board.			

9.1 A-B Connector Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
AC/HDA_RST#	A30	Intel® High Definition Audio Reset: This signal is the master hardware reset to external codec(s).	O 3.3VSB		AC'97 codecs are not supported.
AC/HDA_SYNC	A_SYNC A29 Intel [®] High Definition Audio Sync: This signal is a 48 kHz fixed rate sample sync to the codec(s). It is also used to encode the stream number.		O 3.3VSB	PU 1K 3.3VSB	AC'97 codecs are not supported. AC/HDA_SYNC is a boot strap signal (see note below)
AC/HDA_BITCLK	A32	Intel® High Definition Audio Bit Clock Output: This signal is a 24.000MHz serial data clock generated by the Intel® High Definition Audio controller.	O 3.3VSB		AC'97 codecs are not supported.
AC/HDA_SDOUT	A33	Intel [®] High Definition Audio Serial Data Out: This signal is the serial TDM data output to the codec(s). This serial output is double-pumped for a bit rate of 48 Mb/s for Intel® High Definition Audio.		PU 1K 3.3VSB	AC'97 codecs are not supported. AC/HDA_SDOUT is a boot strap signal (see note below)
AC/HDA_SDIN[2:0]	B28-B30	Intel® High Definition Audio Serial Data In [0]: These signals are serial TDM data inputs from the three codecs. The serial input is single-pumped for a bit rate of 24 Mb/s for Intel® High Definition Audio.	3.3VSB		AC'97 codecs are not supported.

Table 3 Intel[®] High Definition Audio Link Signals Descriptions

• Note

Some signals have special functionality during the reset process. They may bootstrap some basic important functions of the module.

For more information refer to section 9.5 of this user's guide.

Table 4 **Gigabit Ethernet Signal Descriptions**

Gigabit Ethernet	Pin #	Description				I/O	PU/PD	Comment
GBE0_MDI0+ GBE0_MDI0- GBE0_MDI1+	A13 A12 A10	Gigabit Ethernet Controller 0: Media Dependent Interface Differential Pairs 0, 1, 2, 3. The MDI can operate in 1000, 100, and 10Mbit/sec modes. Some pairs are unused in some modes according to the following:						Twisted pair signals for external
GBE0_MDI1- GBE0 MDI2+	A9 A7		1000	100	10			transformer.
GBE0_MDI2-	A6	MDI[0]+/-	B1_DA+/-	TX+/-	TX+/-			
GBE0_MDI3+ GBE0_MDI3-	A3 A2	MDI[1]+/-	B1_DB+/-	RX+/-	RX+/-			
	AZ	MDI[2]+/-	B1_DC+/-					
		MDI[3]+/-	B1_DD+/-					
GBE0_ACT#	B2	Gigabit Ethernet	Controller 0 activity indic	ator, active low.		O 3.3VSB		
GBE0_LINK#	A8	Gigabit Ethernet	Controller 0 link indicato	r, active low.		O 3.3VSB		
GBE0_LINK100#	A4	Gigabit Ethernet	Controller 0 100Mbit/sec	: link indicator, active lo	ow.	O 3.3VSB		
GBE0_LINK1000#	A5	Gigabit Ethernet	Controller 0 1000Mbit/se	ec link indicator, active	low.	O 3.3VSB		
GBE0_CTREF	A14	determined by the reference voltage	Reference voltage for Carrier Board Ethernet channel 0 magnetics center tap. The reference voltage is determined by the requirements of the module PHY and may be as low as 0V and as high as 3.3V. The reference voltage output shall be current limited on the module. In the case in which the reference is shorted to ground, the current shall be limited to 250mA or less.					Not connected

Note

The GBE0_LINK# output is only active during a 100Mbit or 1Gbit connection, it is not active during a 10Mbit connection. This is a limitation of Ethernet controller since it only has 3 LED outputs, ACT#, LINK100# and LINK1000#. The GBE0_LINK# signal is a logic AND of the GBE0_LINK100# and GBE0_LINK1000# signals on the conga-TS77 module.

Table 5 Serial ATA Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
SATA0_RX+ SATA0_RX-	A19 A20	Serial ATA channel 0, Receive Input differential pair.	I SATA		Supports Serial ATA specification, Revision 3.0
SATA0_TX+ SATA0_TX-	A16 A17	Serial ATA channel 0, Transmit Output differential pair.	O SATA		Supports Serial ATA specification, Revision 3.0
SATA1_RX+ SATA1_RX-	B19 B20	Serial ATA channel 1, Receive Input differential pair.	I SATA		Supports Serial ATA specification, Revision 3.0
SATA1_TX+ SATA1_TX-	B16 B17	Serial ATA channel 1, Transmit Output differential pair.	O SATA		Supports Serial ATA specification, Revision 3.0

Signal	Pin #	Description	I/O	PU/PD	Comment
SATA2_RX+ SATA2_RX-	A25 A26	Serial ATA channel 2, Receive Input differential pair.	I SATA		Supports Serial ATA specification, Revision 2.6
SATA2_TX+ SATA2_TX-	A22 A23	Serial ATA channel 2, Transmit Output differential pair.	O SATA		Supports Serial ATA specification, Revision 2.6
SATA3_RX+ SATA3_RX-	B25 B26	Serial ATA channel 3, Receive Input differential pair.	I SATA		Supports Serial ATA specification, Revision 2.6
SATA3_TX+ SATA3_TX-	B22 B23	Serial ATA channel 3, Transmit Output differential pair.	O SATA		Supports Serial ATA specification, Revision 2.6
(S)ATA_ACT#	A28	ATA (parallel and serial) or SAS activity indicator, active low.	I/O 3.3v		

Table 6 PCI Express Signal Descriptions (general purpose)

Signal	Pin #	Description	I/O	PU/PD	Comment
PCIE_RX0+ PCIE_RX0-	B68 B69	PCI Express channel 0, Receive Input differential pair.	I PCIE		Supports PCI Express Base Specification, Revision 2.0
PCIE_TX0+ PCIE_TX0-	A68 A69	PCI Express channel 0, Transmit Output differential pair.	O PCIE		Supports PCI Express Base Specification, Revision 2.0
PCIE_RX1+ PCIE_RX1-	B64 B65	PCI Express channel 1, Receive Input differential pair.	I PCIE		Supports PCI Express Base Specification, Revision 2.0
PCIE_TX1+ PCIE_TX1-	A64 A65	PCI Express channel 1, Transmit Output differential pair.	O PCIE		Supports PCI Express Base Specification, Revision 2.0
PCIE_RX2+ PCIE_RX2-	B61 B62	PCI Express channel 2, Receive Input differential pair.	I PCIE		Supports PCI Express Base Specification, Revision 2.0
PCIE_TX2+ PCIE_TX2-	A61 A62	PCI Express channel 2, Transmit Output differential pair.	O PCIE		Supports PCI Express Base Specification, Revision 2.0
PCIE_RX3+ PCIE_RX3-	B58 B59	PCI Express channel 3, Receive Input differential pair.	I PCIE		Supports PCI Express Base Specification, Revision 2.0
PCIE_TX3+ PCIE_TX3-	A58 A59	PCI Express channel 3, Transmit Output differential pair.	O PCIE		Supports PCI Express Base Specification, Revision 2.0
PCIE_RX4+ PCIE_RX4-	B55 B56	PCI Express channel 4, Receive Input differential pair.	I PCIE		Supports PCI Express Base Specification, Revision 2.0
PCIE_TX4+ PCIE_TX4-	A55 A56	PCI Express channel 4, Transmit Output differential pair.	O PCIE		Supports PCI Express Base Specification, Revision 2.0
PCIE_RX5+ PCIE_RX5-	B52 B53	PCI Express channel 5, Receive Input differential pair.	I PCIE		Supports PCI Express Base Specification, Revision 2.0
PCIE_TX5+ PCIE_TX5-	A52 A53	PCI Express channel 5, Transmit Output differential pair.	O PCIE		Supports PCI Express Base Specification, Revision 2.0

PCIE_CLK_ REF+ PCIE_CLK_ REF-	A88 A89	PCI Express Reference Clock output for all PCI Express and PCI Express Graphics Lanes.	O PCIE		A PCI Express Gen2/3 compliant clock buffer chip must be used on the carrier board if more than one PCI Express device is designed in.
--	------------	---	--------	--	--

ExpressCard Support Pins Signal Descriptions Table 7

Signal	Pin #	Description	I/O	PU/PD	Comment
EXCD0_CPPE# EXCD1_CPPE#	A49 B48	ExpressCard capable card request.	3.3V	PU 10k 3.3V	
EXCD0_PERST# EXCD1_PERST#	A48 B47	ExpressCard Reset	O 3.3V	PU 10k 3.3V	

Table 8 LPC Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
LPC_AD[0:3]	B4-B7	LPC multiplexed address, command and data bus	I/O 3.3V		
LPC_FRAME#	B3	LPC frame indicates the start of an LPC cycle	O 3.3V		
LPC_DRQ[0:1]#	B8-B9	LPC serial DMA request	I 3.3V		
LPC_SERIRQ	A50	LPC serial interrupt	I/O OD 3.3V	PU 10k 3.3V	
LPC_CLK	B10	LPC clock output - 33MHz nominal	O 3.3V		

USB Signal Descriptions Table 9

Signal	Pin #	Description	I/O	PU/PD	Comment
USB0+	A46	USB Port 0, data + or D+	I/O		USB 2.0 compliant. Backwards compatible to USB 1.1
USB0-	A45	USB Port 0, data - or D-	I/O		USB 2.0 compliant. Backwards compatible to USB 1.1
USB1+	B46	USB Port 1, data + or D+	I/O		USB 2.0 compliant. Backwards compatible to USB 1.1
USB1-	B45	USB Port 1, data - or D-	I/O		USB 2.0 compliant. Backwards compatible to USB 1.1
USB2+	A43	USB Port 2, data + or D+	I/O		USB 2.0 compliant. Backwards compatible to USB 1.1
USB2-	A42	USB Port 2, data - or D-	I/O		USB 2.0 compliant. Backwards compatible to USB 1.1
USB3+	B43	USB Port 3, data + or D+	I/O		USB 2.0 compliant. Backwards compatible to USB 1.1



Signal	Pin #	Description	I/O	PU/PD	Comment
USB3-	B42	USB Port 3, data - or D-	I/O		USB 2.0 compliant. Backwards compatible to USB 1.1
USB4+	A40	USB Port 4, data + or D+	I/O		USB 2.0 compliant. Backwards compatible to USB 1.1
USB4-	A39	USB Port 4, data - or D-	I/O		USB 2.0 compliant. Backwards compatible to USB 1.1
USB5+	B40	USB Port 5, data + or D+	I/O		USB 2.0 compliant. Backwards compatible to USB 1.1
USB5-	B39	USB Port 5, data - or D-	I/O		USB 2.0 compliant. Backwards compatible to USB 1.1
USB6+	A37	USB Port 6, data + or D+	I/O		USB 2.0 compliant. Backwards compatible to USB 1.1
USB6-	A36	USB Port 6, data - or D-	I/O		USB 2.0 compliant. Backwards compatible to USB 1.1
USB7+	B37	USB Port 7, data + or D+	I/O		USB 2.0 compliant. Backwards compatible to USB 1.1
USB7-	B36	USB Port 7, data - or D-	I/O		USB 2.0 compliant. Backwards compatible to USB 1.1
USB_0_1_OC#	B44	USB over-current sense, USB ports 0 and 1. A pull- up for this line shall be present on the module. An open drain driver from a USB current monitor on the carrier board may drive this line low.	I 3.3VSB	PU 10k 3.3VSB	Do not pull this line high on the carrier board.
USB_2_3_OC#	A44	USB over-current sense, USB ports 2 and 3. A pull- up for this line shall be present on the module. An open drain driver from a USB current monitor on the carrier board may drive this line low	3.3VSB	PU 10k 3.3VSB	Do not pull this line high on the carrier board.
USB_4_5_OC#	B38	USB over-current sense, USB ports 4 and 5. A pull- up for this line shall be present on the module. An open drain driver from a USB current monitor on the carrier board may drive this line low.	3.3VSB	PU 10k 3.3VSB	Do not pull this line high on the carrier board.
USB_6_7_OC#	A38	USB over-current sense, USB ports 6 and 7. A pull- up for this line shall be present on the module. An open drain driver from a USB current monitor on the carrier board may drive this line low.	3.3VSB	PU 10k 3.3VSB	Do not pull this line high on the carrier board.

Table 10CRT Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
VGA_RED	B89	Red for monitor. Analog DAC output, designed to drive a 37.5-Ohm equivalent load.	O Analog	PD 150R	Analog output
VGA_GRN	B91	Green for monitor. Analog DAC output, designed to drive a 37.5-Ohm equivalent load.	O Analog	PD 150R	Analog output
VGA_BLU	B92	Blue for monitor. Analog DAC output, designed to drive a 37.5-Ohm equivalent load.	O Analog	PD 150R	Analog output
VGA_HSYNC	B93	Horizontal sync output to VGA monitor	O 3.3V		
VGA_VSYNC	B94	Vertical sync output to VGA monitor	O 3.3V		
VGA_I2C_CK	B95	DDC clock line (I ² C port dedicated to identify VGA monitor capabilities)	1/O OD 5V	PU 2k2 3.3V	
VGA_I2C_DAT	B96	DDC data line.	1/O OD 5V	PU 2k2 3.3V	

 \mathbf{C}

Table 11 LVDS Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
LVDS_A0+ LVDS_A0- LVDS_A1+ LVDS_A1- LVDS_A2+ LVDS_A2- LVDS_A3+ LVDS_A3-	A71 A72 A73 A74 A75 A76 A78 A79	LVDS Channel A differential pairs	O LVDS		
LVDS_A_CK+ LVDS_A_CK-	A81 A82	LVDS Channel A differential clock	O LVDS		
LVDS_B0+ LVDS_B0- LVDS_B1+ LVDS_B1- LVDS_B2+ LVDS_B2- LVDS_B3+ LVDS_B3-	B71 B72 B73 B74 B75 B76 B77 B78	LVDS Channel B differential pairs	O LVDS		
LVDS_B_CK+ LVDS_B_CK-	B81 B82	LVDS Channel B differential clock	O LVDS		
LVDS_VDD_EN	A77	LVDS panel power enable	O 3.3V	PD 10k	
LVDS_BKLT_EN	B79	LVDS panel backlight enable	O 3.3V	PD 10k	
LVDS_BKLT_CTRL	B83	LVDS panel backlight brightness control	O 3.3V		
LVDS_I2C_CK	A83	DDC lines used for flat panel detection and control.	O 3.3V	PU 2k2 3.3V	
LVDS_I2C_DAT	A84	DDC lines used for flat panel detection and control.	I/O 3.3V	PU 2k2 3.3V	LVDS_I2C_DAT is a boot strap signal (see note below).

• Note

Some signals have special functionality during the reset process. They may bootstrap some basic important functions of the module. For more information refer to section 9.5 of this user's guide.

Table 12	SPI BIOS Flash Interface Signal Descriptions	
----------	--	--

Signal	Pin #	Description	I/O	PU/PD	Comment
SPI_CS#	B97	Chip select for Carrier Board SPI BIOS Flash.	O 3.3VSB		Carrier shall pull to SPI_POWER when external SPI provided but not used.
SPI_MISO	A92	Data in to module from carrier board SPI BIOS flash.	I 3.3VSB		
SPI_MOSI	A95	Data out from module to carrier board SPI BIOS flash.	O 3.3VSB		
SPI_CLK	A94	Clock from module to carrier board SPI BIOS flash.	O 3.3VSB		
SPI_POWER	A91	Power source for carrier board SPI BIOS flash. SPI_POWER shall be used to power SPI BIOS flash on the carrier only.	+ 3.3VSB		
BIOS_DIS0#	A34	Selection strap to determine the BIOS boot device.	I 3.3VSB	PU 10K 3.3VSB	Carrier shall pull to GND or leave no- connect.
BIOS_DIS1#	B88	Selection strap to determine the BIOS boot device.	I 3.3VSB	PU 10K 3.3VSB	Carrier shall pull to GND or leave no- connect

Table 13Miscellaneous Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
I2C_CK	B33	General purpose I²C port clock output/input	I/O 3.3V	PU 2K2 3.3VSB	
I2C_DAT	B34	General purpose I²C port data I/O line	I/O 3.3V	PU 2K2 3.3VSB	
SPKR	B32	Output for audio enunciator, the "speaker" in PC-AT systems	O 3.3V		SPEAKER is a boot strap signal (see note below)
WDT	B27	Output indicating that a watchdog time-out event has occurred.	O 3.3V		
FAN_PWMOUT	B101	Fan speed control. Uses the Pulse Width Modulation (PWM) technique to control the fan's RPM.	O OD 3.3V	PU 10K 3.3V	
FAN_TACHIN	B102	Fan tachometer input.	IOD	PU 10K 3.3V	Requires a fan with a two pulse output.
TPM_PP	A96	Physical Presence pin of Trusted Platform Module (TPM). Active high. TPM chip has an internal pull-down. This signal is used to indicate Physical Presence to the TPM.	I 3.3V		Trusted Platform Module chip is optional.

• Note

Some signals have special functionality during the reset process. They may bootstrap some basic important functions of the module. For more information refer to section 9.5 of this user's guide.

Table 14 General Purpose I/O Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
GPO0	A93	General purpose output pins. Shared with SD_CLK. Output from COM Express, input to SD	O 3.3V		SDIO interface is not supported on the conga-TS77
GPO1	B54	General purpose output pins. Shared with SD_CMD. Output from COM Express, input to SD	O 3.3V		SDIO interface is not supported on the conga-TS77
GPO2	B57	General purpose output pins. Shared with SD_WP. Output from COM Express, input to SD	O 3.3V		SDIO interface is not supported on the conga-TS77
GPO3	B63	General purpose output pins. Shared with SD_CD. Output from COM Express, input to SD	O 3.3V		SDIO interface is not supported on the conga-TS77
GPI0	A54	General purpose input pins. Pulled high internally on the module. Shared with SD_DATA0. Bidirectional signal	I 3.3V	PU 10K 3.3V	SDIO interface is not supported on the conga-TS77
GPI1	A63	General purpose input pins. Pulled high internally on the module. Shared with SD_DATA1. Bidirectional signal	I 3.3V	PU 10K 3.3V	SDIO interface is not supported on the conga-TS77
GPI2	A67	General purpose input pins. Pulled high internally on the module. Shared with SD_DATA2. Bidirectional signal	1 3.3V	PU 10K 3.3V	SDIO interface is not supported on the conga-TS77
GPI3	A85	General purpose input pins. Pulled high internally on the module. Shared with SD_DATA3. Bidirectional signal.	I 3.3V	PU 10K 3.3V	SDIO interface is not supported on the conga-TS77

Table 15Power and System Management Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
PWRBTN#	B12	Power button to bring system out of S5 (soft off), active on falling edge.	I 3.3VSB	PU 10k 3.3VSB	
SYS_RESET#	B49	Reset button input. Active low input. Edge triggered. System will not be held in hardware reset while this input is kept low.	I 3.3VSB	PU 10k 3.3VSB	
CB_RESET#	B50	Reset output from module to Carrier Board. Active low. Issued by module chipset and may result from a low SYS_RESET# input, a low PWR_OK input, a VCC_12V power input that falls below the minimum specification, a watchdog timeout, or may be initiated by the module software.	O 3.3V	PD 100k	
PWR_OK	B24	Power OK from main power supply. A high value indicates that the power is good.	I 3.3V		Set by resistor divider to accept 3.3V.
SUS_STAT#	B18	Indicates imminent suspend operation; used to notify LPC devices.	O 3.3VSB	PU 10k 3.3VSB	
SUS_S3#	A15	Indicates system is in Suspend to RAM state. Active-low output. An inverted copy of SUS_ S3# on the carrier board (also known as "PS_ON") may be used to enable the non-standby power on a typical ATX power supply.	O 3.3VSB		
SUS_S4#	A18	Indicates system is in Suspend to Disk state. Active low output.	O 3.3VSB		Not supported
SUS_S5#	A24	Indicates system is in Soft Off state.	O 3.3VSB		

Signal	Pin #	Description	I/O	PU/PD	Comment
WAKE0#	B66	PCI Express wake up signal.	3.3VSB	PU 1k 3.3VSB	
WAKE1#	B67	General purpose wake up signal. May be used to implement wake-up on PS/2 keyboard or mouse activity.	I 3.3VSB	PU 10k 3.3VSB	
BATLOW#	A27	Battery low input. This signal may be driven low by external circuitry to signal that the system battery is low, or may be used to signal some other external power-management event.	I 3.3VSB	PU 10k 3.3VSB	
THRM#	B35	Input from off-module temp sensor indicating an over-temp situation.	I 3.3V	PU 10k 3.3V	
THERMTRIP#	A35	Active low output indicating that the CPU has entered thermal shutdown.	O 3.3V	PU 10k 3.3V	
SMB_CK	B13	System Management Bus bidirectional clock line.	I/O 3.3VSB	PU 2k2 3.3VSB	
SMB_DAT#	B14	System Management Bus bidirectional data line.	I/O OD 3.3VSB	PU 2k2 3.3VSB	
SMB_ ALERT#	B15	System Management Bus Alert – active low input can be used to generate an SMI# (System Management Interrupt) or to wake the system.	I 3.3VSB	PU 10k 3.3VSB	
LID#	A103	Lid button. Used by the ACPI operating system for a LID switch.	1 OD 3.3V	PU 10k 3.3VSB	
SLEEP#	B103	Sleep button. Used by the ACPI operating system to bring the system to sleep state or to wake it up again.	I OD 3.3V	PU 10k 3.3VSB	

Table 16General Purpose Serial Interface Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
SER0_TX	A98	General purpose serial port transmitter	O 3.3V		Not supported
SER1_TX	A101	General purpose serial port transmitter	O 3.3V		Not supported
SER0_RX	A99	General purpose serial port receiver	I 3.3V		Not supported
SER1_RX	A102	General purpose serial port receiver	I 3.3V		Not supported

Signal	Pin #	Description	I/O	PU/PD	Comment
VCC_12V	A104-A109 B104-B109	Primary power input: +12V nominal. All available VCC_12V pins on the connector(s) shall be used.	Р		
VCC_5V_SBY	B84-B87	Standby power input: +5.0V nominal. If VCC5_SBY is used, all available VCC_5V_SBY pins on the connector(s) shall be used. Only used for standby and suspend functions. May be left unconnected if these functions are not used in the system design.	P		
VCC_RTC	A47	Real-time clock circuit-power input. Nominally +3.0V.	Р		
GND	A1, A11, A21, A31, A41, A51, A57, A60, A66, A70, A80, A90, A100, A110, B1, B11, B21, B31, B41, B51, B60, B70, B80, B90, B100, B110	Ground - DC power and signal and AC signal return path. All available GND connector pins shall be used and tied to Carrier Board GND plane.	P		

Table 17 Power and GND Signal Descriptions

9.2 A-B Connector Pinout

Table 18Connector A-B Pinout

Pin	Row A	Pin	Row B	Pin	Row A	Pin	Row B
A1	GND (FIXED)	B1	GND (FIXED)	A56	PCIE_TX4-	B56	PCIE_RX4-
A2	GBE0_MDI3-	B2	GBE0_ACT#	A57	GND	B57	GPO2
A3	GBE0_MDI3+	B3	LPC_FRAME#	A58	PCIE_TX3+	B58	PCIE_RX3+
A4	GBE0_LINK100#	B4	LPC_AD0	A59	PCIE_TX3-	B59	PCIE_RX3-
A5	GBE0_LINK1000#	B5	LPC_AD1	A60	GND (FIXED)	B60	GND (FIXED)
A6	GBE0_MDI2-	B6	LPC_AD2	A61	PCIE_TX2+	B61	PCIE_RX2+
A7	GBE0_MDI2+	B7	LPC_AD3	A62	PCIE_TX2-	B62	PCIE_RX2-
A8	GBE0_LINK#	B8	LPC_DRQ0#	A63	GPI1	B63	GPO3
A9	GBE0_MDI1-	B9	LPC_DRQ1#	A64	PCIE_TX1+	B64	PCIE_RX1+
A10	GBE0_MDI1+	B10	LPC_CLK	A65	PCIE_TX1-	B65	PCIE_RX1-
A11	GND (FIXED)	B11	GND (FIXED)	A66	GND	B66	WAKE0#
A12	GBE0_MDI0-	B12	PWRBTN#	A67	GPI2	B67	WAKE1#
A13	GBE0_MDI0+	B13	SMB_CK	A68	PCIE_TX0+	B68	PCIE_RX0+
A14	GBE0_CTREF (*)	B14	SMB_DAT	A69	PCIE_TX0-	B69	PCIE_RX0-
A15	SUS_S3#	B15	SMB_ALERT#	A70	GND (FIXED)	B70	GND (FIXED)
A16	SATA0_TX+	B16	SATA1_TX+	A71	LVDS_A0+	B71	LVDS_B0+
A17	SATA0_TX-	B17	SATA1_TX-	A72	LVDS_A0-	B72	LVDS_B0-
A18	SUS_S4#	B18	SUS_STAT#	A73	LVDS_A1+	B73	LVDS_B1+
A19	SATA0_RX+	B19	SATA1_RX+	A74	LVDS_A1-	B74	LVDS_B1-
A20	SATA0_RX-	B20	SATA1_RX-	A75	LVDS_A2+	B75	LVDS_B2+
A21	GND (FIXED)	B21	GND (FIXED)	A76	LVDS_A2-	B76	LVDS_B2-
A22	SATA2_TX+	B22	SATA3_TX+	A77	LVDS_VDD_EN	B77	LVDS_B3+
A23	SATA2_TX-	B23	SATA3_TX-	A78	LVDS_A3+	B78	LVDS_B3-
A24	SUS_S5#	B24	PWR_OK	A79	LVDS_A3-	B79	LVDS_BKLT_EN
A25	SATA2_RX+	B25	SATA3_RX+	A80	GND (FIXED)	B80	GND (FIXED)
A26	SATA2_RX-	B26	SATA3_RX-	A81	LVDS_A_CK+	B81	LVDS_B_CK+
A27	BATLOW#	B27	WDT	A82	LVDS_A_CK-	B82	LVDS_B_CK-
A28	(S)ATA_ACT#	B28	AC/HDA_SDIN2	A83	LVDS_I2C_CK	B83	LVDS_BKLT_CTRL
A29	AC/HDA_SYNC	B29	AC/HDA_SDIN1	A84	LVDS_I2C_DAT	B84	VCC_5V_SBY
A30	AC/HDA_RST#	B30	AC/HDA_SDIN0	A85	GPI3	B85	VCC_5V_SBY

Pin	Row A	Pin	Row B	Pin	Row A	Pin	Row B
A31	GND (FIXED)	B31	GND (FIXED)	A86	RSVD	B86	VCC_5V_SBY
A32	AC/HDA_BITCLK	B32	SPKR	A87	RSVD	B87	VCC_5V_SBY
A33	AC/HDA_SDOUT	B33	I2C_CK	A88	PCIE0_CK_REF+	B88	BIOS_DIS1#
A34	BIOS_DIS0#	B34	I2C_DAT	A89	PCIE0_CK_REF-	B89	VGA_RED
A35	THRMTRIP#	B35	THRM#	A90	GND (FIXED)	B90	GND (FIXED)
A36	USB6-	B36	USB7-	A91	SPI_POWER	B91	VGA_GRN
A37	USB6+	B37	USB7+	A92	SPI_MISO	B92	VGA_BLU
A38	USB_6_7_OC#	B38	USB_4_5_OC#	A93	GPO0	B93	VGA_HSYNC
A39	USB4-	B39	USB5-	A94	SPI_CLK	B94	VGA_VSYNC
A40	USB4+	B40	USB5+	A95	SPI_MOSI	B95	VGA_I2C_CK
A41	GND (FIXED)	B41	GND (FIXED)	A96	TPM_PP	B96	VGA_I2C_DAT
A42	USB2-	B42	USB3-	A97	TYPE10#	B97	SPI_CS#
A43	USB2+	B43	USB3+	A98	SER0_TX (*)	B98	RSVD
A44	USB_2_3_OC#	B44	USB_0_1_OC#	A99	SERO_RX (*)	B99	RSVD
A45	USB0-	B45	USB1-	A100	GND (FIXED)	B100	GND (FIXED)
A46	USB0+	B46	USB1+	A101	SER1_TX (*)	B101	FAN_PWMOUT
A47	VCC_RTC	B47	EXCD1_PERST#	A102	SER1_RX (*)	B102	FAN_TACHIN
A48	EXCD0_PERST#	B48	EXCD1_CPPE#	A103	LID#	B103	SLEEP#
A49	EXCD0_CPPE#	B49	SYS_RESET#	A104	VCC_12V	B104	VCC_12V
A50	LPC_SERIRQ	B50	CB_RESET#	A105	VCC_12V	B105	VCC_12V
A51	GND (FIXED)	B51	GND (FIXED)	A106	VCC_12V	B106	VCC_12V
A52	PCIE_TX5+	B52	PCIE_RX5+	A107	VCC_12V	B107	VCC_12V
A53	PCIE_TX5-	B53	PCIE_RX5-	A108	VCC_12V	B108	VCC_12V
A54	GPI0	B54	GPO1	A109	VCC_12V	B109	VCC_12V
A55	PCIE_TX4+	B55	PCIE_RX4+	A110	GND (FIXED)	B110	GND (FIXED)

Note

The signals marked with an asterisk symbol (*) are not supported on the conga TS77.

9.3 C-D Connector Signal Descriptions

Table 19	PCI Express Signal Descriptions (general purpose)
----------	-----------------------------------	------------------

Signal	Pin #	Description	I/O	PU/PD	Comment
PCIE_RX6+ PCIE_RX6-	C19 C20	PCI Express channel 6, Receive Input differential pair.	I PCIE		Supports PCI Express Base Specification, Revision 2.0
PCIE_TX6+ PCIE_TX6-	D19 D20	PCI Express channel 6, Transmit Output differential pair.	O PCIE		Supports PCI Express Base Specification, Revision 2.0
PCIE_RX7+ PCIE_RX7-	C22 C23	PCI Express channel 7, Receive Input differential pair.	I PCIE		Not supported
PCIE_TX7+ PCIE_TX7-	D22 D23	PCI Express channel 7, Transmit Output differential pair.	O PCIE		Not supported

Table 20 USB 3.0 Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
USB_SSRX0+	C4	Additional receive signal differential pairs for the Superspeed USB data path	I		
USB_SSRX0-	C3		I		
USB_SSTX0+	D4	Additional transmit signal differential pairs for the Superspeed USB data path	0		
USB_SSTX0-	D3		0		
USB_SSRX1+	C7	Additional receive signal differential pairs for the Superspeed USB data path	1		
USB_SSRX1-	C6		1		
USB_SSTX1+	D7	Additional transmit signal differential pairs for the Superspeed USB data path	0		
USB_SSTX1-	D6		0		
USB_SSRX2+	C10	Additional receive signal differential pairs for the Superspeed USB data path	1		
USB_SSRX2-	C9		1		
USB_SSTX2+	D10	Additional transmit signal differential pairs for the Superspeed USB data path	0		
USB_SSTX2-	D9		0		
USB_SSRX3+	C13	Additional receive signal differential pairs for the Superspeed USB data path	1		
USB_SSRX3-	C12		1		
USB_SSTX3+	D13	Additional transmit signal differential pairs for the Superspeed USB data path	0		
USB_SSTX3-	D12		0		

Signal	Pin #	Description	I/O	PU/PD	Comment
PEG_RX0+	C52	PCI Express Graphics Receive Input differential pairs.	I PCIE		
PEG_RX0-	C53	Note: Can also be used as PCI Express Receive Input differential pairs 16 through 31 known			
PEG_RX1+	C55	as PCIE_RX[16-31] + and			
PEG_RX1-	C56				
PEG_RX2+	C58				
PEG_RX2-	C59				
PEG_RX3+	C61				
PEG_RX3-	C62				
PEG_RX4+	C65				
PEG_RX4-	C66				
PEG_RX5+	C68				
PEG_RX5-	C69				
PEG_RX6+	C71				
PEG_RX6-	C72				
PEG_RX7+	C74				
PEG_RX7-	C75				
PEG_RX8+	C78				
PEG_RX8-	C79				
PEG_RX9+	C81				
PEG_RX9-	C82				
PEG_RX10+	C85				
PEG_RX10-	C86				
PEG_RX11+	C88				
PEG_RX11-	C89				
PEG_RX12+	C91				
PEG_RX12-	C92				
PEG_RX13+	C94				
PEG_RX13-	C95				
PEG_RX14+	C98				
PEG_RX14-	C99				
PEG_RX15+	C101				
PEG_RX15-	C102				

Table 21PCI Express Signal Descriptions (x16 Graphics)

Signal	Pin #	Description	I/O	PU/PD	Comment
PEG_TX0+	D52	PCI Express Graphics Transmit Output differential pairs.	0		
PEG_TX0-	D53	Note: Can also be used as PCI Express Transmit Output differential pairs 16 through 31	PCIE		
PEG_TX1+	D55	known as PCIE_TX[16-31] + and			
PEG_TX1-	D56				
PEG_TX2+	D58				
PEG_TX2-	D59				
PEG_TX3+	D61				
PEG_TX3-	D62				
PEG_TX4+	D65				
PEG_TX4-	D66				
PEG_TX5+	D68				
PEG_TX5-	D69				
PEG_TX6+	D71				
PEG_TX6-	D72				
PEG_TX7+	D74				
PEG_TX7-	D75				
PEG_TX8+	D78				
PEG_TX8-	D79				
PEG_TX9+	D81				
PEG_TX9-	D82				
PEG_TX10+	D85				
PEG_TX10-	D86				
PEG_TX11+	D88				
PEG_TX11-	D89				
PEG_TX12+	D91				
PEG_TX12-	D92				
PEG_TX13+	D94				
PEG_TX13-	D95				
PEG_TX14+	D98				
PEG_TX14-	D99				
PEG_TX15+	D101				
PEG_TX15-	D102				
PEG_LANE_RV#	D54	PCI Express Graphics lane reversal input strap. Pull low on the carrier board to reverse lane	1	PU 10k	PEG_LAN_RV# is a boot strap
		order.		3.3V	signal (see note below)

⇒Note

Dedicated PEG Channels are provided in Type 6. SDVO is no longer multiplexed on the PEG port.

Some signals have special functionality during the reset process. They may bootstrap some basic important functions of the module. For more information refer to section 9.5 of this user's guide.

conga-TS77 variants that feature the Intel[®] HM76 PCH and Intel[®] i3 processors are PCI Express 2.0 compliant only.

Table 22DDI Signal Description

Signal	Pin #	Description	I/O	PU/PD	Comment
DDI1_PAIR0+ DDI1_PAIR0-	D26 D27	Multiplexed with SDVO1_RED+, DP1_LANE0+ and TMDS1_DATA2+. Multiplexed with SDVO1_RED-, DP1_LANE0- and TMDS1_DATA2	O PCIE		
DDI1_PAIR1+ DDI1_PAIR1-	D29 D30	Multiplexed with SDVO1_GRN+, DP1_LANE1+ and TMDS1_DATA1+. Multiplexed with SDVO1_GRN-, DP1_LANE1- and TMDS1_DATA1	O PCIE		
DDI1_PAIR2+ DDI1_PAIR2-	D32 D33	Multiplexed with SDVO1_BLU+, DP1_LANE2+ and TMDS1_DATA0+. Multiplexed with SDVO1_BLU-, DP1_LANE2- and TMDS1_DATA0	O PCIE		
DDI1_PAIR3+ DDI1_PAIR3-	D36 D37	Multiplexed with SDVO1_CK+, DP1_LANE3+ and TMDS1_CLK+. Multiplexed with SDVO1_CK-, DP1_LANE3- and TMDS1_CLK	O PCIE		
DDI1_PAIR4+ DDI1_PAIR4-	C25 C26	Multiplexed with SDVO1_INT+. Multiplexed with SDVO1_INT			
DDI1_PAIR5+ DDI1_PAIR5-	C29 C30	Multiplexed with SDVO1_TVCLKIN+. Multiplexed with SDVO1_TVCLKIN			
DDI1_PAIR6+ DDI1_PAIR6-	C15 C16	Multiplexed with SDVO1_FLDSTALL+. Multiplexed with SDVO1_FLDSTALL			
DDI1_HPD	C24	Multiplexed with DP1_HPD and HDMI1_HPD.	I 3.3V	PD 1M	
DDI1_CTRLCLK_AUX+	D15	Multiplexed with SDVO1_CTRLCLK, DP1_AUX+ and HMDI1_CTRLCLK. DP AUX+ function if DDI1_DDC_AUX_SEL is no connect. HDMI/DVI I2C CTRLCLK if DDI1_DDC_AUX_SEL is pulled high	I/O PCIE I/O OD 3.3V	PD100k	
DDI1_CTRLDATA_AUX-	D16	Multiplexed with SDVO1_CTRLDATA, DP1_AUX- and HDMI1_CTRLDATA. DP AUX- function if DDI1_DDC_AUX_SEL is no connect. HDMI/DVI I2C CTRLDATA if DDI1_DDC_AUX_SEL is pulled high	I/O PCIE I/O OD 3.3V	PU 100k 3.3V	DDI1_CTRLDATA_AUX- is a boot strap signal (see not below). DDI enable strap already populated.
DDI1_DDC_AUX_SEL	D34	Selects the function of DDI1_CTRLCLK_AUX+ and DDI1_CTRLDATA_AUX- . This pin shall have a IM pull-down to logic ground on the module. If this input is floating, the AUX pair is used for the DP AUX+/- signals. If pulled- high, the AUX pair contains the CTRLCLK and CTRLDATA signals.	3.3V	PD 1M	
DDI2_PAIR0+ DDI2_PAIR0-	D39 D40	Multiplexed with DP2_LANE0+ and TMDS2_DATA2+. Multiplexed with DP2_LANE0- and TMDS2_DATA2	O PCIE		
DDI2_PAIR1+ DDI2_PAIR1-	D42 D43	Multiplexed with DP2_LANE1+ and TMDS2_DATA1+. Multiplexed with DP2_LANE1- and TMDS2_DATA1	O PCIE		
DDI2_PAIR2+ DDI2_PAIR2-	D46 D47	Multiplexed with DP2_LANE2+ and TMDS2_DATA0+. Multiplexed with DP2_LANE2- and TMDS2_DATA0	O PCIE		
DDI2_PAIR3+ DDI2_PAIR3-	D49 D50	Multiplexed with DP2_LANE3+ and TMDS2_CLK+. Multiplexed with DP2_LANE3- and TMDS2_CLK	O PCIE		
DDI2_HPD	D44	Multiplexed with DP2_HPD and HDMI2_HPD.	I 3.3V	PD 1M	
DDI2_CTRLCLK_AUX+	C32	Multiplexed with DP2_AUX+ and HDMI2_CTRLCLK. DP AUX+ function if DDI2_DDC_AUX_SEL is no connect. HDMI/DVI I2C CTRLCLK if DDI2_DDC_AUX_SEL is pulled high	I/O PCIE I/O OD 3.3V	PD 100k	

 \mathbf{C}

Signal	Pin #	Description	I/O	PU/PD	Comment
DDI2_CTRLDATA_AUX-	C33	Multiplexed with DP2_AUX- and HDMI2_CTRLDATA. DP AUX- function if DDI2_DDC_AUX_SEL is no connect. HDMI/DVI I2C CTRLDATA if DDI2_DDC_AUX_SEL is pulled high.	I/O PCIE I/O OD 3.3V	PU 100k 3.3V	DDI2_CTRLCLK_AUX- is a boot strap signal (see note below). DDI enable strap already populated.
DDI2_DDC_AUX_SEL	C34	Selects the function of DDI2_CTRLCLK_AUX+ and DDI2_CTRLDATA_AUX- . This pin shall have a IM pull-down to logic ground on the module. If this input is floating, the AUX pair is used for the DP AUX+/- signals. If pulled- high, the AUX pair contains the CTRLCLK and CTRLDATA signals	I 3.3V		
DDI3_PAIR0+ DDI3_PAIR0-	C39 C40	Multiplexed with DP3_LANE0+ and TMDS3_DATA2+. Multiplexed with DP3_LANE0- and TMDS3_DATA2	O PCIE		
DDI3_PAIR1+ DDI3_PAIR1-	C42 C43	Multiplexed with DP3_LANE1+ and TMDS3_DATA1+. Multiplexed with DP3_LANE1- and TMDS3_DATA1	O PCIE		
DDI3_PAIR2+ DDI3_PAIR2-	C46 C47	Multiplexed with DP3_LANE2+ and TMDS3_DATA0+. Multiplexed with DP3_LANE2- and TMDS3_DATA0	O PCIE		
DDI3_PAIR3+ DDI3_PAIR3-	C49 C50	Multiplexed with DP3_LANE3+ and TMDS3_CLK+. Multiplexed with DP3_LANE3- and TMDS3_CLK	O PCIE		
DDI3_HPD	C44	Multiplexed with DP3_HPD and HDMI3_HPD.	I 3.3V	PD 1M	
DDI3_CTRLCLK_AUX+	C36	Multiplexed with DP3_AUX+ and HDMI3_CTRLCLK. DP AUX+ function if DDI3_DDC_AUX_SEL is no connect. HDMI/DVI I2C CTRLCLK if DDI3_DDC_AUX_SEL is pulled high	I/O PCIE I/O OD 3.3V	PD 100k	
DDI3_CTRLDATA_AUX-	C37	Multiplexed with DP3_AUX- and HDMI3_CTRLDATA. DP AUX- function if DDI3_DDC_AUX_SEL is no connect. HDMI/DVI I2C CTRLDATA if DDI3_DDC_AUX_SEL is pulled high.	I/O PCIE I/O OD 3.3V	PU 100k	DDI3_CTRLDATA_AUX- is a boot strap signal (see note below). DDI enable strap already populated.
DDI3_DDC_AUX_SEL	C38	Selects the function of DDI3_CTRLCLK_AUX+ and DDI3_CTRLDATA_AUX- . This pin shall have a IM pull-down to logic ground on the module. If this input is floating, the AUX pair is used for the DP AUX+/- signals. If pulled- high, the AUX pair contains the CTRLCLK and CTRLDATA signals	I 3.3V	PD 1M	

Note

Some signals have special functionality during the reset process. They may bootstrap some basic important functions of the module. For more information refer to section 9.5 of this user's guide.

The Digital Display Interface (DDI) signals are multiplexed with HDMI, DisplayPort (DP) and SDVO. The signals for these interfaces are routed to the DDI interface of the COM Express connector. Refer to the SDVO, HDMI and DisplayPort signal description tables in this section for information about the signals routed to the DDI interface of the COM Express connector.

Table 23 SDVO Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
SDVO1_RED+ SDVO1_RED-	D26 D27	Serial Digital Video red output differential pair. Multiplexed with DDI1_PAIR0+ and DDI1_PAIR0- pair.	O PCIE		
SDVO1_GRN+ SDVO1_GRN-	D29 D30	Serial Digital Video green output differential pair. Multiplexed with DDI1_PAIR1+ and DDI1_PAIR1	O PCIE		
SDVO1_BLU+ SDVO1_BLU-	D32 D33	Serial Digital Video blue output differential pair. Multiplexed with DDI1_PAIR2+ and DDI1_PAIR2	O PCIE		
SDVO1_CK+ SDVO1_CK-	D36 D37	Serial Digital Video clock output differential pair. Multiplexed with DDI1_PAIR3+ and DDI1_PAIR3	O PCIE		
SDVO1_INT+ SDVO1_INT-	C25 C26	Serial Digital Video Interrupt input differential pair. .Multiplexed with DDI1_PAIR4+ and DDI1_PAIR4	I PCIE		
SDVO1_TVCLKIN+ SDVO1_TVCLKIN-	C29 C30	Serial Digital Video TVOUT synchronization clock pair. Multiplexed with DDI1_PAIR5+ and DDI1_PAIR5	I PCIE		
SDVO1_FLDSTALL+ SDVO1_FLDSTALL-	C15 C16	Serial Digital Video Field Stall input differential pair. Multiplexed with DDI1_PAIR6+ and DDI1_PAIR6	I PCIE		
SDVO1_CTRLCLK	D15	SDVO I ² C clock line - to set up SDVO peripherals. Multiplexed with DDI1_CTRLCLK_AUX+.	1/O OD 3.3V	PD 100k	
SDVO1_CTRLDATA	D16	SDVO I ² C data line - to set up SDVO peripherals. Multiplexed with DDI1_CTRLDATA_AUX	I/O OD 3.3V	PU 100k 3.3V	SDVO1_CTRLDATA is a boot strap signal (see note below). SDVO enable strap already populated.

• Note

Some signals have special functionality during the reset process. They may bootstrap some basic important functions of the module. For more information refer to section 9.5 of this user's guide.

Table 24 HDMI Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
TMDS1_CLK + TMDS1_CLK -	D36 D37	HDMI/DVI TMDS Clock output differential pair. Multiplexed with DDI1_PAIR3+ and DDI1_PAIR3	O PCIE		
TMDS1_DATA0+ TMDS1_DATA0-	D32 D33	HDMI/DVI TMDS differential pair. Multiplexed with DDI1_PAIR2+ and DDI1_PAIR2	O PCIE		
TMDS1_DATA1+ TMDS1_DATA1-	D29 D30	HDMI/DVI TMDS differential pair. Multiplexed with DDI1_PAIR1+ and DDI1_PAIR1	O PCIE		
TMDS1_DATA2+ TMDS1_DATA2-	D26 D27	HDMI/DVI TMDS differential pair. Multiplexed with DDI1_PAIR0+ and DDI1_PAIR0	O PCIE		
HDMI1_HPD	C24	HDMI/DVI Hot-plug detect. Multiplexed with DDI1_HPD.	I PCIE	PD 1M	

Signal	Pin #	Description	I/O	PU/PD	Comment
HDMI1_CTRLCLK	D15	HDMI/DVI I ² C Control Clock Multiplexed with DDI1_CTRLCLK_AUX+	1/O OD 3.3V	PD 100k	
HDMI1_CTRLDATA	D16	HDMI/DVI I ² C Control Data Multiplexed with DDI1_CTRLDATA_AUX-	1/O OD 3.3V	PU 100k 3.3V	HDMI1_CTRLDATA is a boot strap signal (see note below). HDMI enable strap already populated
TMDS2_CLK + TMDS2_CLK -	D49 D50	HDMI/DVI TMDS Clock output differential pair Multiplexed with DDI2_PAIR3+ and DDI2_PAIR3	O PCIE		
TMDS2_DATA0+ TMDS2_DATA0-	D46 D47	HDMI/DVI TMDS differential pair. Multiplexed with DDI2_PAIR2+ and DDI2_PAIR2	O PCIE		
TMDS2_DATA1+ TMDS2_DATA1-	D42 D43	HDMI/DVI TMDS differential pair. Multiplexed with DDI2_PAIR1+ and DDI2_PAIR1	O PCIE		
TMDS2_DATA2+ TMDS2_DATA2-	D39 D40	HDMI/DVI TMDS differential pair. Multiplexed with DDI2_PAIR0+ and DDI2_PAIR0	O PCIE		
HDMI2_HPD	D44	HDMI/DVI Hot-plug detect. Multiplexed with DDI2_HPD	I PCIE	PD 1M	
HDMI2_CTRLCLK	C32	HDMI/DVI I ² C Control Clock Multiplexed with DDI2_CTRLCLK_AUX+	I/O OD 3.3V	PD 100k	
HDM12_CTRLDATA	C33	HDMI/DVI I ² C Control Data Multiplexed with DDI2_CTRLDATA_AUX-	1/O OD 3.3V	PU 100k 3.3V	HDMI2_CTRLDATA is a boot strap signal (see note below). HDMI enable strap is already populated.
TMDS3_CLK + TMDS3_CLK -	C49 C50	HDMI/DVI TMDS Clock output differential pair. Multiplexed with DDI3_PAIR3+ and DDI3_PAIR3	O PCIE		
TMDS3_DATA0+ TMDS3_DATA0-	C46 C47	HDMI/DVI TMDS differential pair. Multiplexed with DDI3_PAIR2+ and DDI3_PAIR2	O PCIE		
TMDS3_DATA1+ TMDS3_DATA1-	C42 C43	HDMI/DVI TMDS differential pair. Multiplexed with DDI3_PAIR1+ and DDI3_PAIR1	O PCIE		
TMDS3_DATA2+ TMDS3_DATA2-	C39 C40	HDMI/DVI TMDS differential pair. Multiplexed with DDI3_PAIR0+ and DDI3_PAIR0	O PCIE		
HDMI3_HPD	C44	HDMI/DVI Hot-plug detect. Multiplexed with DDI3_HPD.	I PCIE	PD 1M	
HDMI3_CTRLCLK	C36	HDMI/DVI I ² C Control Clock Multiplexed with DDI3_CTRLCLK_AUX+	1/O OD 3.3V	PD 100k	
HDMI3_CTRLDATA	C37	HDMI/DVI I ² C Control Data Multiplexed with DDI3_CTRLDATA_AUX-	I/O OD 3.3V	PU 100k 3.3V	HDMI3_CTRLDATA is a boot strap signal (see note below). HDMI enable strap is already populated.

• Note

Some signals have special functionality during the reset process. They may bootstrap some basic important functions of the module. For more information refer to section 9.5 of this user's guide.

Table 25 DisplayPort (DP) Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
DP1_LANE3+ DP1_LANE3-	D36 D37	Uni-directional main link for the transport of isochronous streams and secondary data. Multiplexed with DDI1_PAIR3+ and DDI1_PAIR3	O PCIE		
DP1_LANE2+ DP1_LANE2-	D32 D33	Uni-directional main link for the transport of isochronous streams and secondary data. Multiplexed with DDI1_PAIR2+ and DDI1_PAIR2	O PCIE		
DP1_LANE1+ DP1_LANE1-	D29 D30	Uni-directional main link for the transport of isochronous streams and secondary data. Multiplexed with DDI1_PAIR1+ and DDI1_PAIR1	O PCIE		
DP1_LANE0+ DP1_LANE0-	D26 D27	Uni-directional main link for the transport of isochronous streams and secondary data. Multiplexed with DDI1_PAIR0+ and DDI1_PAIR0	O PCIE		
DP1_HPD	C24	Detection of Hot Plug / Unplug and notification of the link layer. Multiplexed with DDI1_HPD.	I 3.3V	PD 1M	
DP1_AUX+	D15	Half-duplex bi-directional AUX channel for services such as link configuration or maintenance and EDID access.	I/O PCIE	PD 100k	
DP1_AUX-	D16	Half-duplex bi-directional AUX channel for services such as link configuration or maintenance and EDID access.	I/O PCIE	PU 100k 3.3V	DP1_AUX- is a boot strap signal (see note below). DP enable strap is already populated.
DP2_LANE3+ DP2_LANE3-	D49 D50	Uni-directional main link for the transport of isochronous streams and secondary data. Multiplexed with DDI2_PAIR3+ and DDI2_PAIR3-	O PCIE		
DP2_LANE2+ DP2_LANE2-	D46 D47	Uni-directional main link for the transport of isochronous streams and secondary data. Multiplexed with DDI2_PAIR2+ and DDI2_PAIR2-	O PCIE		
DP2_LANE1+ DP2_LANE1-	D42 D43	Uni-directional main link for the transport of isochronous streams and secondary data. Multiplexed with DDI2_PAIR1+ and DDI2_PAIR1-	O PCIE		
DP2_LANE0+ DP2_LANE0-	D39 D40	Uni-directional main link for the transport of isochronous streams and secondary data. Multiplexed with DDI2_PAIR0+ and DDI1_PAIR0-	O PCIE		
DP2_HPD	D44	Detection of Hot Plug / Unplug and notification of the link layer. Multiplexed with DDI2_HPD.	I 3.3V	PD 1M	
DP2_AUX+	C32	Half-duplex bi-directional AUX channel for services such as link configuration or maintenance and EDID access.	I/O PCIE	PD 100k	
DP2_AUX-	C33	Half-duplex bi-directional AUX channel for services such as link configuration or maintenance and EDID access.	I/O PCIE	PU 100k 3.3V	DP2_AUX- is a boot strap signal (see note below). DP enable strap already populated.

Signal	Pin #	Description	I/O	PU/PD	Comment
DP3_LANE3+ DP3_LANE3-	C49 C50	Uni-directional main link for the transport of isochronous streams and secondary data. Multiplexed with DDI3_PAIR3+ and DDI3_PAIR3	O PCIE		
DP3_LANE2+ DP3_LANE2-	C46 C47	Uni-directional main link for the transport of isochronous streams and secondary data. Multiplexed with DDI3_PAIR2+ and DDI3_PAIR2	O PCIE		
DP3_LANE1+ DP3_LANE1-	C42 C43	Uni-directional main link for the transport of isochronous streams and secondary data. Multiplexed with DDI3_PAIR1+ and DDI3_PAIR1	O PCIE		
DP3_LANE0+ DP3_LANE0-	C39 C40	Uni-directional main link for the transport of isochronous streams and secondary data. Multiplexed with DDI3_PAIR0+ and DDI3_PAIR0	O PCIE		
DP3_HPD	C44	Detection of Hot Plug / Unplug and notification of the link layer. Multiplexed with DDI3_HPD.	I 3.3V	PD 1M	
DP3_AUX+	C36	Half-duplex bi-directional AUX channel for services such as link configuration or maintenance and EDID access.	I/O PCIE	PD 100k	
DP3_AUX-	C37	Half-duplex bi-directional AUX channel for services such as link configuration or maintenance and EDID access.	I/O PCIE	PU 100k 3.3V	DP3_AUX- is a boot strap signal (see note below). DP enable strap already populated.

• Note

Some signals have special functionality during the reset process. They may bootstrap some basic important functions of the module. For more information refer to section 9.5 of this user's guide.

Table 26	Module Type Defi	nition Signal Description
----------	------------------	---------------------------

Signal	Pin #	Description	I/O	Comment			
TYPE0# TYPE1# TYPE2#	C54 C57	The TYPE pins indicate to the Carrier Board the Pin-out Type that is implemented on the module. The pins are tied on the module to either ground (GND) or are no-connects (NC). For Pinout Type 1, these pins are don't care (X).			PDS	TYPE[0:2]# signals are available on all modules	
	D57	TYPE2#	TYPE1#	TYPE0#		 following the Type 2-6 Pinout standard. The conga-TS77 is based on the COM Express Type 6 pinout therefore the pins 0 and 1 are not connected and pin 2 is connected to 	following the Type 2-6 Pinout standard.
		X NC NC NC GND	X NC NC GND GND NC	X NC GND NC GND NC	Pinout Type 1 Pinout Type 2 Pinout Type 3 (no IDE) Pinout Type 4 (no PCI) Pinout Type 5 (no IDE, no PCI) Pinout Type 6 (no IDE, no PCI)		
		The Carrier Board should implement combinatorial logic that monitors the module TYPE pins and keeps power off (e.g deactivates the ATX_ON signal for an ATX power supply) if an incompatible module pin-out type is detected. The Carrier Board logic may also implement a fault indicator such as an LED.					GND.

Signal	Pin #	Description	I/O	Comment	
TYPE10# 4	A97	Dual use pin. Indicates to the carrier board that a Type 10 module is installed. Indicates to the carrier that a Rev. 1.0/2.0 module is installed.			Not connected to indicate "Pinout R2.0".
		TYPE10#			
		NC PD 12V	Pinout R2.0 Pinout Type 10 pull down to ground with 4.7k resistor Pinout R1.0		
		This pin is reclaimed from VCC_12V pool. In R1.0 modules this pin will connect to other VCC_12V pins. In R2.0 this pin is defined as a no-connect for Types 1-6. A carrier can detect a R1.0 module by the presence of 12V on this pin. R2.0 module Types 1-6 will no-connect this pin. Type 10 modules shall pull this pin to ground through a 4.7k resistor.			

Table 27Power and GND Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
VCC_12V	C104-C109 D104-D109	Primary power input: +12V nominal. All available VCC_12V pins on the connector(s) shall be used.	Р		
GND	C1, C2, C5, C8, C11, C14, C21, C31, C41, C51, C60, C70, C73, C76, C80, C84, C87, C90, C93, C96, C100, C103, C110, D1, D2, D5, D8, D11, D14, D21, D31, D41, D51, D60, D67, D70, D73, D76, D80, D84, D87, D90, D93, D96, D100, D103, D110	Ground - DC power and signal and AC signal return path. All available GND connector pins shall be used and tied to carrier board GND plane.	P		

9.4 C-D Connector Pinout

Table 28Connector C-D Pinout

Pin	Row C	Pin	Row D	Pin	Row C	Pin	Row D
C1	GND (FIXED)	D1	GND (FIXED)	C56	PEG_RX1-	D56	PEG_TX1-
C2	GND	D2	GND	C57	TYPE1#	D57	TYPE2#
C3	USB_SSRX0-	D3	USB_SSTX0-	C58	PEG_RX2+	D58	PEG_TX2+
C4	USB_SSRX0+	D4	USB_SSTX0+	C59	PEG_RX2-	D59	PEG_TX2-
C5	GND	D5	GND	C60	GND (FIXED)	D60	GND (FIXED)
C6	USB_SSRX1-	D6	USB_SSTX1-	C61	PEG_RX3+	D61	PEG_TX3+
C7	USB_SSRX1+	D7	USB_SSTX1+	C62	PEG_RX3-	D62	PEG_TX3-
C8	GND	D8	GND	C63	RSVD	D63	RSVD
C9	USB_SSRX2-	D9	USB_SSTX2-	C64	RSVD	D64	RSVD
C10	USB_SSRX2+	D10	USB_SSTX2+	C65	PEG_RX4+	D65	PEG_TX4+
C11	GND (FIXED)	D11	GND (FIXED)	C66	PEG_RX4-	D66	PEG_TX4-
C12	USB_SSRX3-	D12	USB_SSTX3-	C67	RSVD	D67	GND
C13	USB_SSRX3+	D13	USB_SSTX3+	C68	PEG_RX5+	D68	PEG_TX5+
C14	GND	D14	GND	C69	PEG_RX5-	D69	PEG_TX5-
C15	DDI1_PAIR6+	D15	DDI1_CTRLCLK_AUX+	C70	GND (FIXED)	D70	GND (FIXED)
C16	DDI1_PAIR6-	D16	DDI1_CTRLDATA_AUX-	C71	PEG_RX6+	D71	PEG_TX6+
C17	RSVD	D17	RSVD	C72	PEG_RX6-	D72	PEG_TX6-
C18	RSVD	D18	RSVD	C73	GND	D73	GND
C19	PCIE_RX6+	D19	PCIE_TX6+	C74	PEG_RX7+	D74	PEG_TX7+
C20	PCIE_RX6-	D20	PCIE_TX6-	C75	PEG_RX7-	D75	PEG_TX7-
C21	GND (FIXED)	D21	GND (FIXED)	C76	GND	D76	GND
C22	PCIE_RX7+ (*)	D22	PCIE_TX7+ (*)	C77	RSVD	D77	RSVD
C23	PCIE_RX7- (*)	D23	PCIE_TX7- (*)	C78	PEG_RX8+	D78	PEG_TX8+
C24	DDI1_HPD	D24	RSVD	C79	PEG_RX8-	D79	PEG_TX8-
C25	DDI1_PAIR4+	D25	RSVD	C80	GND (FIXED)	D80	GND (FIXED)
C26	DDI1_PAIR4-	D26	DDI1_PAIR0+	C81	PEG_RX9+	D81	PEG_TX9+
C27	RSVD	D27	DDI1_PAIR0-	C82	PEG_RX9-	D82	PEG_TX9-
C28	RSVD	D28	RSVD	C83	RSVD	D83	RSVD
C29	DDI1_PAIR5+	D29	DDI1_PAIR1+	C84	GND	D84	GND
C30	DDI1_PAIR5-	D30	DDI1_PAIR1-	C85	PEG_RX10+	D85	PEG_TX10+



Pin	Row C	Pin	Row D	Pin	Row C	Pin	Row D
C31	GND (FIXED)	D31	GND (FIXED)	C86	PEG_RX10-	D86	PEG_TX10-
C32	DDI2_CTRLCLK_AUX+	D32	DDI1_PAIR2+	C87	GND	D87	GND
C33	DDI2_CTRLDATA_AUX-	D33	DDI1_PAIR2-	C88	PEG_RX11+	D88	PEG_TX11+
C34	DDI2_DDC_AUX_SEL	D34	DDI1_DDC_AUX_SEL	C89	PEG_RX11-	D89	PEG_TX11-
C35	RSVD	D35	RSVD	C90	GND (FIXED)	D90	GND (FIXED)
C36	DDI3_CTRLCLK_AUX+	D36	DDI1_PAIR3+	C91	PEG_RX12+	D91	PEG_TX12+
C37	DDI3_CTRLDATA_AUX-	D37	DDI1_PAIR3-	C92	PEG_RX12-	D92	PEG_TX12-
C38	DDI3_DDC_AUX_SEL	D38	RSVD	C93	GND	D93	GND
C39	DDI3_PAIR0+	D39	DDI2_PAIR0+	C94	PEG_RX13+	D94	PEG_TX13+
C40	DDI3_PAIR0-	D40	DDI2_PAIR0-	C95	PEG_RX13-	D95	PEG_TX13-
C41	GND (FIXED)	D41	GND (FIXED)	C96	GND	D96	GND
C42	DDI3_PAIR1+	D42	DDI2_PAIR1+	C97	RVSD	D97	RSVD
C43	DDI3_PAIR1-	D43	DDI2_PAIR1-	C98	PEG_RX14+	D98	PEG_TX14+
C44	DDI3_HPD	D44	DDI2_HPD	C99	PEG_RX14-	D99	PEG_TX14-
C45	RSVD	D45	RSVD	C100	GND (FIXED)	D100	GND (FIXED)
C46	DDI3_PAIR2+	D46	DDI2_PAIR2+	C101	PEG_RX15+	D101	PEG_TX15+
C47	DDI3_PAIR2-	D47	DDI2_PAIR2-	C102	PEG_RX15-	D102	PEG_TX15-
C48	RSVD	D48	RSVD	C103	GND	D103	GND
C49	DDI3_PAIR3+	D49	DDI2_PAIR3+	C104	VCC_12V	D104	VCC_12V
C50	DDI3_PAIR3-	D50	DDI2_PAIR3-	C105	VCC_12V	D105	VCC_12V
C51	GND (FIXED)	D51	GND (FIXED)	C106	VCC_12V	D106	VCC_12V
C52	PEG_RX0+	D52	PEG_TX0+	C107	VCC_12V	D107	VCC_12V
C53	PEG_RX0-	D53	PEG_TX0-	C108	VCC_12V	D108	VCC_12V
C54	TYPE0#	D54	PEG_LANE_RV#	C109	VCC_12V	D109	VCC_12V
C55	PEG_RX1+	D55	PEG_TX1+	C110	GND (FIXED)	D110	GND (FIXED)

Note

The signals marked with an asterisk symbol (*) are not supported on the conga-TS77.

9.5 **Boot Strap Signals**

Table 29	Boot Strap Signal Descriptions
----------	--------------------------------

Signal	Pin #	Description of Boot Strap Signal	I/O	PU/PD	Comment
AC/HDA_SYNC	A29	High Definition Audio Sync: This signal is a 48 kHz fixed rate sample sync to the codec(s). It is also used to encode the stream number.	O 3.3VSB	PU 1K 3.3VSB	AC/HDA_SYNC is a boot strap signal (see caution statement below)
AC/HDA_SDOUT	A33	High Definition Audio Serial Data Out: This signal is the serial TDM dataOoutput to the codec(s). This serial output is double-pumped for a bit rate of 48Mb/s for High Definition Audio.		PU 1K 3.3VSB	AC/HDA_SDOUT is a boot strap signal (see caution statement below)
LVDS_I2C_DAT	A84	DDC lines used for flat panel detection and control.	I/O 3.3V	PU 2k2 3.3V	LVDS_I2C_DAT is a boot strap signal (see caution statement below).
SPKR	B32	Output for audio enunciator, the "speaker" in PC-AT systems	O 3.3V		SPKR is a boot strap signal (see caution statement below)
PEG_LAN_RV#	D54	PCI Express Graphics lane reversal input strap. Pull low on the carrier board to reverse lane order	3.3V	PU 10k 3.3V	PEG_LANE_RV# is a boot strap signal (see caution statement below).
DDI1_CTRLDATA_AUX- SDVO1_CTRLDATA DP1_AUX- HDMI_CTRLDATA	D16	Multiplexed with SDVO1_CTRLDATA, DP1_AUX- and HDMI1_CTRLDATA. DP AUX- function if DDI1_DDC_AUX_SEL is no connect. HDMI/DVI I2C CTRLDATA if DDI1_DDC_AUX_SEL is pulled high.	I/O PCIE I/O OD 3.3V	PU100k 3.3V	DDI1_CTRLDATA_AUX- is a boot strap signal (see not below).
DDI2_CTRLDATA_AUX- DP2_AUX- HDM2_CTRLDATA	C33	Multiplexed with DP2_AUX- and HDMI2_CTRLDATA. DP AUX- function if DDI2_DDC_AUX_SEL is no connect. HDMI/DVI I2C CTRLDATA if DDI2_DDC_AUX_SEL is pulled high.	I/O PCIE I/O OD 3.3V	PU100k 3.3V	DDI2_CTRLDATA_AUX- is a boot strap signal (see not below).
DDI3_CTRLDATA_AUX- DP3_AUX- HDM3_CTRLDATA	C37	Multiplexed with DP3_AUX- and HDMI3_CTRLDATA. DP AUX- function if DDI3_DDC_AUX_SEL is no connect. HDMI/DVI I2C CTRLDATA if DDI3_DDC_AUX_SEL is pulled high	I/O PCIE I/O OD 3.3V	PU100k 3.3V	DDI3_CTRLDATA_AUX- is a boot strap signal (see not below).



The signals listed in the table above are used as chipset configuration straps during system reset. In this condition (during reset), they are inputs that are pulled to the correct state by either COM ExpressTM internally implemented resistors or chipset internally implemented resistors that are located on the module. No external DC loads or external pull-up or pull-down resistors should change the configuration of the signals listed in the above table. External resistors may override the internal strap states and cause the COM ExpressTM module to malfunction and/ or cause irreparable damage to the module.

10 System Resources

10.1 System Memory Map

Table 30 Memory Map

Address Range (decimal)	Address Range (hex)	Size	Description
(TOM-xxxx) – TOM	N.A.	N.A.	ACPI reclaim, PCI memory range, Video,
1024kB – (TOM-xxxx)	100000 – N.A	N.A.	Extended memory
869kB – 1024kB	E0000 - FFFFF	128kB	Runtime BIOS
768kB – 896kB	C0000 - DFFFF		Expansion Area
640kB – 768kB	A0000 - BFFFF	128kB	Video memory and BIOS
639kB – 640kB	9FC00 - 9FFFF	1kB	Extended BIOS data
0 – 639kB	00000 - 9FC00	512kB	Conventional memory



T.O.M. = Top of memory = max. DRAM installed

10.2 I/O Address Assignment

The I/O address assignment of the conga-TS77 module is functionally identical with a standard PC/AT. The most important addresses and the ones that differ from the standard PC/AT configuration are listed in the table below.

I/O Address (hex)	Size	Available	Description
0000 - 00FF	256 bytes	No	Motherboard resources
03B0 – 03DF	16 bytes	No	Video system
0400 - 047F	128 bytes	No	Motherboard resources
0500 - 057F	128 bytes	No	Motherboard resources
OCF8 - OCFB	4 bytes	No	PCI configuration address register
0CFC - 0CFF	4 bytes	No	PCI configuration data register
0D00 – FFFF		See note	PCI / PCI Express bus

Table 31I/O Address Assignment

Note

The BIOS assigns PCI and PCI Express I/O resources from FFF0h downwards. Non PnP/PCI/PCI Express compliant devices must not consume I/O resources in that area.

10.2.1 LPC Bus

On the conga-TS77, the internal PCI Bus acts as the subtractive decoding agent. All I/O cycles that are not positively decoded are forwarded to the PCI Bus not the LPC Bus. Only specified I/O ranges are forwarded to the LPC Bus. In the congatec Embedded BIOS, the following I/O address range is sent to the LPC Bus:

A00 – A0F

Parts of this range is not available if a Super I/O is used on the carrier board. If a Super I/O is not implemented on the carrier board, then this range is available for customer use. If you require additional LPC Bus resources other than those mentioned above, or more information about this subject, contact congatec technical support for assistance.

10.3 Interrupt Request (IRQ) Lines

Table 32IRQ Lines in PIC mode

IRQ#	Available	Typical Interrupt Source	Connected to Pin
0	No	Counter 0	Not applicable
1	No	Keyboard	Not applicable
2	No	Cascade Interrupt from Slave PIC	Not applicable
3	Yes		IRQ3 via SERIRQ or PCI BUS INTx
4	Yes		IRQ4 via SERIRQ or PCI BUS INTx
5	Yes		IRQ5 via SERIRQ or PCI BUS INTx
6	Yes		IRQ6 via SERIRQ or PCI BUS INTx
7	Yes		IRQ7 via SERIRQ or PCI BUS INTx
8	No	Real-time Clock	Not applicable
9	No	SCI	Not applicable
10	Yes		IRQ10 via SERIRQ or PCI BUS INTx
11	Yes		IRQ11 via SERIRQ or PCI BUS INTx
12	Yes		IRQ12 via SERIRQ or PCI BUS INTx
13	No	Math processor	Not applicable
14	Yes		PCI BUS INTx
15	Yes		PCI BUS INTx

Note Note

In PIC mode, the PCI bus interrupt lines can be routed to any free IRQ.

Table 33IRQ Lines in APIC mode

IRQ#		Typical Interrupt Source	Connected to Pin / Function
0	No	Counter 0	Not applicable
1	No	Keyboard	Not applicable
2	No	Cascade Interrupt from Slave PIC	Not applicable
3	Yes		IRQ3 via SERIRQ
4	Yes		IRQ4 via SERIRQ
5	Yes		IRQ5 via SERIRQ
6	Yes		IRQ6 via SERIRQ
7	Yes		IRQ7 via SERIRQ
8	No	Real-time Clock	Not applicable
9	No	SCI	SCI
10	Yes		IRQ10 via SERIRQ
11	Yes		IRQ11 via SERIRQ
12	Yes		IRQ12 via SERIRQ
13	No	Math processor	Not applicable
14	Yes		
15	Yes		
16	No		PIRQA, XHCI, Integrated VGA Controller, PCI Express Root Port 0, PCI Express Root Port 4, PEG Root Ports 0, 1, 2, EHCI Host Controller 2
17	No		PIRQB, PCI Express Root Port 1, PCI Express Root Port 5
18	No		PIRQC, PCI Express Root Port 2, SMBus Controller, Thermal Controller
19	No		PIRQD, SATA Controller 1, SATA Controller 2, PCI Express Root Port 3, PCI Express Root Port 7
20	Yes		PIRQE, onboard Gigabit Ethernet LAN Controller
21	Yes		PIRQF
22	Yes		PIRQG, Intel High Definition Audio Controller
23	Yes		PIRQH, EHCI Host Controller 1

10.4 PCI Configuration Space Map

 Table 34
 PCI Configuration Space Map

Bus Number	Device Number	Function Number	PCI Interrupt	Description
(hex)	(hex)	(hex)	Routing	
00h	00h	00h	N.A.	Host Bridge
00h	01h	00h	Internal	PCI Express Graphic Root Port 0
00h	01h	01h	Internal	PCI Express Graphic Root Port 1
00h	01h	02h	Internal	PCI Express Graphic Root Port 2
00h	02h	00h	Internal	VGA Graphics
00h	14h	00h	Internal	XHCI Host Controller
00h(Note1)	16h	00h	Internal	Management Engine (ME) Interface 1
00h(Note1)	16h	01h	Internal	Intel ME Interface 2
00h(Note1)	16h	02h	Internal	ME IDE Redirection (IDE-R) Interface
00h(Note1)	16h	03h	Internal	ME KT (Remote Keyboard and Text)
00h	19h	00h	Internal	Onboard Gigabit LAN Controller
00h	1Ah	00h	Internal	EHCI Host Controller 2
00h	1Bh	00h	Internal	Intel High Definition Audio Controller
00h	1Ch	00h	Internal	PCI Express Root Port 0
00h(Note2)	1Ch	01h	Internal	PCI Express Root Port 1
00h (Note2)	1Ch	02h	Internal	PCI Express Root Port 2
00h (Note2)	1Ch	03h	Internal	PCI Express Root Port 3
00h (Note2)	1Ch	04h	Internal	PCI Express Root Port 4
00h (Note2)	1Ch	05h	Internal	PCI Express Root Port 5
00h	1Ch	07h	Internal	PCI Express Root Port 7
00h	1Dh	00h	Internal	EHCI Host Controller 1
00h	1Fh	00h	N.A.	PCI to LPC Bridge
00h	1Fh	02h	Internal	Serial ATA Controller 1
00h	1Fh	03h	Internal	SMBus Host Controller
00h	1Fh	05h	Internal	Serial ATA Controller 2
00h	1Fh	06h	Internal	Thermal Subsystem
01h (Note3)	00h	00h	Internal	PEG Port 0
02h (Note3)	00h	00h	Internal	PEG Port 1
03h (Note3)	00h	00h	Internal	PEG Port 2

0.41 (0.1 2)		0.01		
04h (Note3)	00h	00h	Internal	PCI Express Port 0
05h (Note3)	00h	00h	Internal	PCI Express Port 1
06h (Note3)	00h	00h	Internal	PCI Express Port 2
07h (Note3)	00h	00h	Internal	PCI Express Port 3
08h (Note3)	00h	00h	Internal	PCI Express Port 4
09h (Note3)	00h	00h	Internal	PCI Express Port 5
0Ah (Note3)	00h	00h	Internal	PCI Express Port 6

• Note

- 1. In the standard configuration the Intel Management Engine (ME) related devices are partly present or not present at all.
- 2. The PCI Express Ports are visible only if a device is attached behind them to the PCI Express Slot on the carrier board.
- 3. The table represents a case when a single function PCI/PCIe device is connected to all possible slots on the carrier board. The given bus numbers will change based on actual hardware configuration.

10.5 PCI Interrupt Routing Map

Table 35PCI Interrupt Routing Map

PIRQ	PCI BUS INT Line ¹	APIC Mode IRQ	VGA	HDA	XHCI	EHCI 1		SM Bus + Thermal	LAN	SATA1	SATA2	PEG Root Port 1	PEG Root Port 2		PEG Port 0	PEG Port 1	PEG Port 2
А	INTA	16	х		x		x					x	х	x	X ²	x ⁵	X 4
В	INTB	17													X ³	X ²	x ⁵
С	INTC	18						х							X 4	x ³	X ²
D	INTD	19								x	x				x ⁵	X 4	X ³
E		20							x								
F		21															
G		22		x													
Н		23				x											

PIRQ	PCI-EX Root Port 0	PCI-EX Root Port 1	PCI-EX Root Port 2	PCI-EX Root Port 3	PCI-EX Root Port 4	PCI-EX Root Port 5	PCI-EX Root Port 7					PCI-EX Port 4		
А	х				x			X ²	x ⁵	X 4	x ³	X ²	x ⁵	x ³
В		x				x		X ³	x ²	x ⁵	X 4	X ³	x ²	x 4
С			x					x 4	x ³	X ²	x ⁵	X 4	x ³	x ⁵
D				х			x	x ⁵	x 4	X ³	x ²	x ⁵	X 4	x ²
E														
F														
G														
Н														

Note

¹ These interrupt lines are virtual (message based).

² Interrupt used by single function PCI Express devices (INTA).

³ Interrupt used by multifunction PCI Express devices (INTB).

⁴ Interrupt used by multifunction PCI Express devices (INTC).

⁵ Interrupt used by multifunction PCI Express devices (INTD).

⁶ The COM Express PCIe Port 6 is routed to the PCIe Root Port 7 of the PCH.

10.6 I²C Bus

There are no onboard resources connected to the I²C bus. Address 16h is reserved for congatec Battery Management solutions.

10.7 SM Bus

System Management (SM) bus signals are connected to the Intel® BD82QM77 or BD82HM76 (QM77 or HM76) PCH and the SM bus is not intended to be used by off-board non-system management devices. For more information about this subject contact congatec technical support.

11 BIOS Setup Description

The following section describes the BIOS setup program. The BIOS setup program can be used to view and change the BIOS settings for the module. Only experienced users should change the default BIOS settings.

11.1 Entering the BIOS Setup Program.

The BIOS setup program can be accessed by pressing the or <F2> key during POST.

11.1.1 Boot Selection Popup

The BIOS offers the possibility to access a Boot Selection Popup menu by pressing the <F11> key during POST. If this option is used, a selection will be displayed immediately after POST allowing the operator to select either the boot device that should be used or an option to enter the BIOS setup program.

11.2 Setup Menu and Navigation

The congatec BIOS setup screen is composed of the menu bar and two main frames. The menu bar is shown below:

Main	Advanced	Boot	Security	Save & Exit
------	----------	------	----------	-------------

The left frame displays all the options that can be configured in the selected menu. Grayed-out options cannot be configured. Only the blue options can be configured. When an option is selected, it is highlighted in white.

• Note

Entries in the option column that are displayed in bold print indicate BIOS default values.

The right frame displays the key legend. Above the key legend is an area reserved for text messages. These text messages explain the options and the possible impacts when changing the selected option in the left frame.

The setup program uses a key-based navigation system. Most of the keys can be used at any time while in setup. The table below explains the supported keys:

Key	Description	
$\leftarrow \rightarrow$ Left/Right	Select a setup menu (e.g. Main, Boot, Exit).	
↑↓Up/Down	Select a setup item or sub menu.	
+ - Plus/Minus Change the field value of a particular setup item.		
Tab	Select setup fields (e.g. in date and time).	
F1	Display General Help screen.	
F2	Load previous settings.	
F9	Load optimal default settings.	
F10	Save changes and exit setup.	
ESC	Discard changes and exit setup.	
ENTER Display options of a particular setup item or enter submenu.		

11.3 Main Setup Screen

When you first enter the BIOS setup, you will enter the Main setup screen. You can always return to the Main setup screen by selecting the Main tab. The Main screen reports BIOS, processor, memory and board information and is for configuring the system date and time.

Feature	Options	Description
Main BIOS Version	No option	Displays the main BIOS version.
OEM BIOS Version	No option	Displays the additional OEM BIOS version.
Build Date	No option	Displays the date the BIOS was built.
Product Revision	No option	Displays the hardware revision of the board.
Serial Number	No option	Displays the serial number of the board.
BC Firmware Rev.	No option	Displays the revision of the congatec board controller.
MAC Address	No option	Displays the MAC address of the onboard Ethernet controller.
Boot Counter	No option	Displays the number of boot-ups. (max. 16777215).
Running Time	No option	Displays the time the board is running [in hours max. 65535].
► Platform Information	submenu	Opens the platform information submenu.
System Date	Day of week, month/ day/year	Specifies the current system date Note: The date is in month/day/year format.
System Time	Hour:Minute:Second	Specifies the current system time. Note: The time is in 24 hour format.

11.3.1 Platform Information Submenu

Feature	Options	Description
Processor Type	No option	Displays the processor ID string. The "Processor Type" text itself is not displayed just the ID string.
Codename	No option	Displays the processor codename
Processor Speed	No option	Displays the processor speed.
Processor Signature	No option	Displays the processor signature.
Stepping	No option	Displays the processor stepping.
Microcode Revision	No option	Displays the processor microcode revision .
Processor Cores	No option	Displays the number of processor cores.
IGD VBIOS Version	No option	Displays the video BIOS version.
IGD HW Version	No option	Displays the version of the graphics controller.
Total Memory	No option	Displays the total amount of installed memory.
Codename	No option	Displays the codename of the platform controller hub (PCH).
Intel PCH SKU Name	No option	Displays the SKU name of the PCH.
Stepping	No option	Displays the PCH stepping.

The Platform Information submenu offers additional hardware and software information.

11.4 Advanced Setup

Select the Advanced tab from the setup menu to enter the Advanced BIOS Setup screen. The menu is used for setting advanced features and only features described within this user's guide are listed.

Main	Advanced	Boot	Security	Save & Exit
	Graphics			
	Watchdog			
	Hardware Health Monitoring			
	PCI & PCI Express			
	ACPI			
	RTC Wake			
	Trusted Computing			
	CPU			
	Chipset			

Main	Advanced	Boot	Security	Save & Exit
	SATA			
	Intel(R) Rapid Start Technology			
	USB			
	Super IO			
	Serial Port Console Redirection			
	UEFI Network Stack			

11.4.1 Graphics Submenu

Feature	Options	Description
Internal Graphics	Auto Disabled Enabled	Auto: Disables IGD if external Graphics is detected. Disabled: IGD always disabled. Enabled: IGD always enabled.
Primary Graphics Device	Auto IGD PEG PCI/PCIe	Select primary graphics adapter to be used during boot up. Auto: BIOS will select it automatically. IGD: Internal Graphics Device (IGD) located in Chipset. PEG: External PCI Express Graphics (PEG) card attached to the PEG port. PCI/PCIe: PCI/PCIe graphics card attached to some other (not PEG) PCI/PCIe port.
IGD Pre-Allocated Graphics Memory	32M, 64M , 96M, 128M, 160M, 192M, 224M, 256M, 288M, 320M, 352M, 384M, 416M, 448M, 480M, 512M, 1024M	Select amount of pre-allocated (fixed) graphics memory used by the Internal Graphics Device.
IGD Total Graphics Memory	128MB 256MB MAX	Select amount of total graphics memory that maybe used by the Internal Graphics Device. Memory above the fixed graphics memory will be dynamically allocated by the graphics driver according to DVMT 5.0 specification. MAX = Use as much graphics memory as possible. Depends on total system memory installed and the operating system used (see DVMT 5.0 specification).
Primary IGD Boot Display Device	Auto CRT LFP EFP EFP2 EFP3	 Select the Primary IGD display device(s) used for boot up. CRT selects Analog VGA display port. LFP (Local Flat Panel) selects a LVDS panel connected to the integrated LVDS port. EFPx (External Flat Panel) selects a HDMI/DVI or DisplayPort device connected to the Digital Display Interfaces DDI1, DDI2 and DDI3. Examples for EFPx name assignment to DDI1, DDI2, DDI3: 1. If only DDI2 is enabled then the EFP name is assigned to DDI2. 2. If both port DDI1 and DDI2 are enabled then EFP is assigned to DDI1 and EFP2 is assigned to DDI2. EFP selections are valid only when DDI1, DDI2 and/or DDI3 are enabled.

Feature	Options	Description		
Secondary IGD Boot Display Device	Disabled CRT LFP EFP EFP2 EFP3	Select the Secondary IGD display device(s) used for boot up. VGA modes will be supported only on Primary display. For other details see Primary IGD Boot Display Device.		
Active LFP Configuration	No Local Flat Panel Integrated LVDS	Select the active local flat panel configuration.		
Always Try Auto Panel Detect	No Yes	If set to 'Yes' the BIOS will first look for an EDID data set in an external EEPROM to configure the Local Fla Panel. Only if no external EDID data set can be found, the data set selected under 'Local Flat Panel Type' will be used as a fallback data set.		
Local Flat Panel Type	Auto VGA 640x480 1x18 (002h) VGA 640x480 1x18 (013h) WVGA 800x480 1x24 (01Bh) SVGA 800x600 1x18 (01Ah) XGA 1024x768 1x18 (006h) XGA 1024x768 2x18 (007h) XGA 1024x768 2x24 (008h) XGA 1024x768 2x24 (012h) WXGA 1280x768 1x24 (01Ch) SXGA 1280x1024 2x24 (00Ah) SXGA 1280x1024 2x24 (01Ch) UXGA 1600x1200 2x24 (00Ch) WUXGA 1920x1200 2x18 (015h) WUXGA 1920x1200 2x24 (00Dh) Customized EDID™ 1 Customized EDID™ 2 Customized EDID™ 3	Select a predefined LFP type or choose Auto to let the BIOS automatically detect and configure the attached LVDS panel. Auto detection is performed by reading an EDID data set via the video I²C bus. The number in brackets specifies the congatec internal number of the respective panel data set. Note: Customized EDID™ utilizes an OEM defined EDID™ data set stored in the BIOS flash device.		
Backlight Inverter Type	None PWM I2C	Select the type of backlight inverter used. PWM = Use IGD PWM signal. I2C = Use I2C backlight inverter device connected to the video I²C bus.		
PWM Inverter Polarity	Normal Inverted	Select PWM inverter polarity. Only visible if Backlight Inverter Type is set to PWM .		
PWM Inverter Frequency (Hz)	200 - 40000	Set the PWM inverter frequency in Hz. Only visible if Backlight Inverter Type is set to PWM.		
Backlight Setting	0%, 10%, 25%, 40%, 50%, 60%, 75%, 90%, 100%	Actual backlight value in percent of the maximum setting.		
Inhibit Backlight No Permanent Until End Of POST		Decide whether the backlight on signal should be activated when the panel is activated or whether it should remain inhibited until the end of BIOS POST or permanently.		
Invert Backlight Setting	No Yes	Allow to invert backlight control values if required for the actual I2C type backlight hardware controller.		
Convright @ 2012 congetes AG		T\$77m1/ 88/115		

Feature	Options	Description
Digital Display Interface 1 (DDI1)	Disabled SDVO Display Port HDMI/DVI	Select the output type of the digital display interface.
Select SDVO Device	SDVO DVI	Only SDVO DVI supported.
Digital Display Interface 2 (DDI2)	Disabled Display Port HDMI/DVI	Select the output type of the digital display interface.
Digital Display Interface 3 (DDI3)	Disabled Display Port HDMI/DVI	Select the output type of the digital display interface.
Display Mode Persistence	Disabled Enable	Display mode persistence means that previous display device configurations can be 'remembered' and restored by the system. E.g. a dual view DVI configuration will automatically be restored if both DVI monitors are connected again even if during an earlier boot only one DVI monitor had been connected and active.
Graphics Performance Analyzers	Enable Disabled	Enable or disable Intel Graphics Performance Analyzers Counters.

11.4.2 Watchdog Submenu

Feature	Options	Description
POST Watchdog	Disabled 30sec	Select the timeout value for the POST watchdog.
	1min 2min 5min 10min 30min	The watchdog is only active during the power-on-self-test of the system and provides a facility to prevent errors during boot up by performing a reset.
Stop Watchdog for User Interaction	No Yes	Select whether the POST watchdog should be stopped during the popup boot selection menu or while waiting for setup password insertion.
Runtime Watchdog	Disabled One-time Trigger Single Event Repeated Event	Selects the operating mode of the runtime watchdog. This watchdog will be initialized just before the operating system starts booting. If set to 'One-time Trigger' the watchdog will be disabled after the first trigger. If set to 'Single Event', every stage will be executed only once, then the watchdog will be disabled. If set to 'Repeated Event' the last stage will be executed repeatedly until a reset occurs.

Feature	Options	Description
Delay	Disabled 10sec 30sec 1min 2min 5min 10min 30min	Select the delay time before the runtime watchdog becomes active. This ensures that an operating system has enough time to load.
Event 1	ACPI Event Reset Power Button	Selects the type of event that will be generated when timeout 1 is reached. For more information about ACPI Event, see note below.
Event 2	Disabled ACPI Event Reset Power Button	Selects the type of event that will be generated when timeout 2 is reached.
Event 3	Disabled ACPI Event Reset Power Button	Selects the type of event that will be generated when timeout 3 is reached.
Timeout 1	1sec 2sec 5sec 10sec 30sec 1min 2min 5min 10min 30min	Selects the timeout value for the first stage watchdog event.
Timeout 2	see above	Selects the timeout value for the second stage watchdog event.
Timeout 3	see above	Selects the timeout value for the third stage watchdog event.
Watchdog ACPI Event	Shutdown Restart	Select the operating system event that is initiated by the watchdog ACPI event. These options perform a critical but orderly operating system shutdown or restart.

Note Note

congatec

In ACPI mode it is not possible for a "Watchdog ACPI Event" handler to directly restart or shutdown the OS. For this reason, the congatec BIOS will do one of the following:

For Shutdown: An over temperature notification is executed. This causes the OS to shut down in an orderly fashion.

For Restart: An ACPI fatal error is reported to the OS.

Additionally, the conga-TS77 module does not support the watchdog NMI mode. COM Express type 6 modules do not support the PCI bus and therefore the PCI_SERR# signal is not available. There is no way to drive a NMI to the processor without the presence of the PCI_SERR# PCI bus signal.

Feature Options Description Displays the actual CPU Temperature in °C. **CPU** Temperature No option Displays the actual Board Temperature 1 in °C. Board Temperature 1 No option Board Temperature 2 Displays the actual Board Temperature 2 in °C. No option Board Temperature 3 Displays the actual Board Temperature 3 in °C. No option Displays the actual voltage of the 12V Standard power supply. 12V Standard No option Displays the actual voltage of the 5V Standby power supply. 5V Standby No option **CPU Fan Speed** No option Displays the actual CPU Fan Speed in RPM. Select fan PWM base frequency mode. Fan PWM Frequency Mode Low Frequency Low frequency: 35.3Hz High Frequency High frequency: 22.5kHz Continuous Tacho Reading Disabled If enabled, the fan tacho pulses are measured continuously instead of once per second. Helps to avoid audible Enabled 'pulsing' of the fan as the speed would be set to 100% for a very short time during measurement. Pulses Per Revolution 1, 2, 3, 4 Select number of pulses per revolution generated by the attached fan. Automatic Fan Speed Disabled Enable hardware fan speed control. Independent from any operating system the fan will be turned on once a certain Control Enabled start temperature is reached and linearly ramped up to the defined maximum speed within the given temperature range. Fan Control Temperature Select which temperature input is used for the automatic fan speed control. **CPU** Temperature Board Temperature 1 Board Temperature 2 Board Temperature 3 Start Temperature 30, 40, 50, 60, 70, 80, At this temperature the fan will be turned on at the defined minimum fan speed. 90, 100°C Temperature Range 5, 10, 15, 20, 25, 30, Within this temperature range the fan will ramp up to the defined maximum fan speed. 40, 55, 80°C Minimum Fan Speed Fan Off, 10%, 15%, Select minimum/start fan speed to be set when the start temperature of the control slope is reached. 20%, 25%, 30%, 35%, 40%, 45%, 50%, 55%, 60%, 65%, 70%, 75%, 80%, 85%, 90%, 95% 100%

11.4.3 Hardware Health Monitoring Submenu

Feature	Options	Description
Maximum Fan Speed	Fan Off, 10%, 15%, 20%, 25%, 30%, 35%, 40%, 45%, 50%, 55%, 60%, 65%, 70%, 75%, 80%, 85%, 90%, 95% 100%	Select maximum/end fan speed to be ramped up to until the end temperature of the control slope is reached.
Fan Always On At Minimum Speed	Disabled Enabled	If enabled, the fan will always run at least at the selected minimum speed, even if the control temperature is below the fan control start temperature. This is to ensure a minimum air flow all the time.

11.4.4 PCI & PCI Express Submenu

Feature	Options	Description
PCI Settings		
PCI Latency Timer	32 , 64, 96, 128, 160, 192, 224, 248 PCI Bus Clocks	Select value to be programmed into PCI latency timer register.
VGA Palette Snoop	Disabled Enabled	Enable or disable VGA palette registers snooping.
Generate EXCD0/1_PERST#	Disabled 1ms 5ms 10ms 50ms 100ms 150ms 200ms 250ms	Select whether the COM Express EXCD0_PERST# and EXCD1_PERST# pins should be driven low during POST or how long it will be, if enabled.
PCI Express Device & Link S	ettings	
Relaxed Ordering	Disabled Enabled	Enable or disable PCI Express device relaxed ordering.
Extended Tag	Disabled Enabled	If enabled a device may use an 8-bit tag filed as a requester.
No Snoop	Disabled Enabled	Enable or disable PCI Express device 'No Snoop' option.

Feature	Options	Description
Maximum Payload	Auto 128 Bytes 256 Bytes 512 Bytes 1024 Bytes 2048 Bytes 4096 Bytes	Set maximum payload of PCI Express devices or allow system BIOS to select the value. NOTE: The 'Maximum Payload' setup note refers to the connected device and not the Intel BD82QM77 PCH or Intel BD82HM76 PCH located on the module. The maximum payload size capability of the chipset is limited to 128 Bytes and therefore regardless of what is chosen in the setup note, the maximum payload will always be 128 Bytes.
Maximum Read Request	Auto 128 Bytes 256 Bytes 512 Bytes 1024 Bytes 2048 Bytes 4096 Bytes	Set maximum read request size of PCI Express devices or allow system BIOS to select the value.
Extended Synch	Disabled Enabled	If enabled, the generation of extended PCI Express synchronization patterns is allowed.
▶ PIRQ Routing & IRQ Reservation	submenu	Manual PIRQ routing and interrupt reservation for legacy devices.
▶ PCI Express Graphics (PEG) Port	submenu	PCI Express Graphics (PEG) port settings. PEG port is not supported on low end CPUs.
►PCI Express Port 0	submenu	Opens the PCI Express Port submenu
► PCI Express Port 1	submenu	Opens the PCI Express Port submenu
► PCI Express Port 2	submenu	Opens the PCI Express Port submenu
► PCI Express Port 3	submenu	Opens the PCI Express Port submenu
▶PCI Express Port 4	submenu	Opens the PCI Express Port submenu
▶ PCI Express Port 5	submenu	Opens the PCI Express Port submenu
▶PCI Express Port 6	submenu	Opens the PCI Express Port submenu



The 'Maximum Payload' setup note refers to the connected device and not the Intel® BD82QM77 PCH or Intel® BD82HM76 PCH located on the module. The maximum payload size capability of the chipset is limited to 128 Bytes and therefore regardless of what is chosen in the setup note, the maximum payload will always be 128 Bytes.

11.4.4.1 PIRQ Routing & IRQ Reservation Submenu

Feature	Options	Description
PIRQA	Auto, IRQ3, IRQ4, IRQ5, IRQ6, IRQ10, IRQ11, IRQ14, IRQ15	Set interrupt for selected PIRQ. Please refer to the board's resource list for a detailed list of devices connected to the respective PIRQ. NOTE: These settings will only be effective while operating in PIC (non-IOAPIC) interrupt mode.
PIRQB	same as PIRQA	same as PIRQA
PIRQC	same as PIRQA	same as PIRQA
PIRQD	same as PIRQA	same as PIRQA
PIRQE	same as PIRQA	same as PIRQA
PIRQF	same as PIRQA	same as PIRQA
PIRQG	same as PIRQA	same as PIRQA
PIRQH	same as PIRQA	same as PIRQA
Reserve Legacy Interrupt 1	None, IRQ3, IRQ4, IRQ5, IRQ6, IRQ10, IRQ11, IRQ14, IRQ15	The interrupt reserved here will not be assigned to any PCI or PCI Express device and thus maybe available for some legacy bus device.
Reserve Legacy Interrupt 2	same as Reserve Legacy Interrupt 1	same as Reserve Legacy Interrupt 1

11.4.4.2 PCI Express Graphics (PEG) Port Submenu

Feature	Options	Description
PCI Express Graphics (PEG) Port	Disabled Enabled Auto	Disabled = Disable internal PEG interface devices and do not detect the devices connected to PEG port. Enabled = Enable internal PEG interface devices also if no device is detected on PEG port. Auto = Disable internal PEG interface devices if no device is detected on PEG port.
PEG Port Configuration	1x16 2x8 1x8+2x4	It determines how many ports, with certain widths, will be formed from available 16 PCIe lanes.
PEGO	No option	Displays the width and the operation mode at which the attached device currently operates on PEG0 port (B0:D1:F0). Some Gen3, Gen2 devices start up in Gen1 mode and their OS driver just sets them to Gen3 or Gen2 mode.

Feature	Options	Description
PEG0 Speed	Auto Gen1 Gen2 Gen3	PEG0 port (B0:D1:F0) max. speed Auto = Gen1, Gen2 or Gen3 Gen1 = 2.5GT/s Gen2 = 5.0GT/s Gen3 = 8.0GT/s Some older non-compliant PCI Express devices will function just if Gen1 is selected.
PEG0 ASPM	Disabled Auto ASPM LOs ASPM L1 ASPM L0sL1	Control ASPM support for the PEG device. This has no effect if PEG is not the currently active device.
ASPM LOs	Disabled Root Port Only Endpoint Port Only Both Root and Endpoint Ports	Enable PCIe ASPM L0s on PEG0 port (B0:D1:F0).
PEG1	No option	Displays the width and the operation mode at which the attached device currently operates on PEG1 port (B0:D1:F Some Gen3, Gen2 devices start up in Gen1 mode and their OS driver just sets them to Gen3 or Gen2 mode.
PEG1 Speed	Auto Gen1 Gen2 Gen3	PEG1 port (B0:D1:F1) max. speed Auto = Gen1, Gen2 or Gen3 Gen1 = 2.5GT/s Gen2 = 5.0GT/s Gen3 = 8.0GT/s Some older non-compliant PCI Express devices will function just if Gen1 is selected.
PEG1 ASPM	Disabled Auto ASPM LOs ASPM L1 ASPM L0sL1	Control ASPM support for the PEG device. This has no effect if PEG is not the currently active device.
ASPM LOs	Disabled Root Port Only Endpoint Port Only Both Root and Endpoint Ports	Enable PCIe ASPM L0s on PEG1 port (B0:D1:F1).
PEG2	No option	Displays the width and the operation mode at which the attached device currently operates on PEG2 port (B0:D1:F Some Gen3, Gen2 devices start up in Gen1 mode and their OS driver just sets them to Gen3 or Gen2 mode.

Feature	Options	Description
PEG2 Speed	Auto Gen1 Gen2 Gen3	PEG2 port (B0:D1:F2) max. speed Auto = Gen1, Gen2 or Gen3 Gen1 = 2.5GT/s Gen2 = 5.0GT/s Gen3 = 8.0GT/s Some older non-compliant PCI Express devices will function just if Gen1 is selected.
PEG2 ASPM	Disabled Auto ASPM LOs ASPM L1 ASPM LOsL1	Control ASPM support for the PEG device. This has no effect if PEG is not the currently active device.
ASPM LOs	Disabled Root Port Only Endpoint Port Only Both Root and Endpoint Ports	Enable PCIe ASPM L0s on PEG2 port (B0:D1:F2).
Detect Non-compliant Device	Disabled Enabled	Try to detect also a non-compliant PCI Express Device on the PEG port.
De-emphasis Control	-6 dB -3.5 dB	Configure the De-emphasis control on the PEG.



PEG1 port related items will be displayed only when 2x8 or 1x8+2x4 option is selected as PEG Port Configuration.

PEG2 port related items will be displayed only when 1x8+2x4 option is selected as PEG Port Configuration.

11.4.4.3 PCI Express Port Submenu

Feature	Options	Description
PCI Express Port x	Disabled Enabled	Enable or disable the respective PCI Express port x.
ASPM	Disabled LOs L1 L0sL1 Auto	PCI Express Active State Power Management settings.
PME SCI	Disabled Enabled	Enable or disable PCI Express PME (power management event) SCI.
Always Enable Port	Disabled Enabled	Disabled = Disable the internal PCI Express interface device if no device is detected on the port. Enabled = Enable the internal PCI Express interface device also if no device is detected on the port.
PCIe Speed	Auto Gen1	Maximum speed of the PCIe port. Auto = Gen1 or Gen2 Gen1 = 2.5GT/s Some older non-compliant PCI Express devices will function just if Gen1 is selected. Some Gen2 devices start up in Gen1 mode and just their OS driver sets them to Gen2 mode.

11.4.5 ACPI Submenu

Feature	Options	Description
Hibernation Support	Disabled Enabled	Enable or disable system ability to hibernate (operating system S4 sleep state). This option may not be effective with some operating systems.
ACPI Sleep State	Suspend Disabled S3 (Suspend to RAM)	Select the state used for ACPI system sleep/suspend.
S3 Video Repost	Disabled Enabled	Enable or disable video BIOS re-post on S3 resume. Required by some operating systems.
Critical Trip Point	71, 79, 87, 95, 103, 111 , 119, 127°C	Specifies the temperature threshold at which the ACPI aware OS performs a critical shutdown.
Native PCI Express Support	Disabled Enabled	Enable or disable native OS PCI Express support.
Native ASPM Support	Disabled Enabled	If enabled, the OS will control the ASPM support for the PCI Express devices. If disabled, the BIOS will control the ASPM support for the PCI Express devices.
Power Supply	ATX AT / 12V only	Select ATX or AT power supply type. Set to AT in case you want Windows to display the "It is safe to turn the computer off" message after shutdown .
Lid Button Support	Disabled Enabled	Configure COM Express LID# Signal to act as ACPI lid button.

Feature	Options	Description
Sleep Button Support	Disabled Enabled	Configure COM Express SLEEP# signal to act as ACPI sleep button.

11.4.6 RTC Wake Submenu

Feature	Options	Description
Wake System At Fixed Time	Disabled Enabled	Enable system to wake from S5 using RTC alarm.
Wake up hour		Specify wake up hour.
Wake up minute		Specify wake up minute.
Wake up second		Specify wake up second.

11.4.7 Trusted Computing Submenu

Feature	Options	Description
Security Device Support	Disabled Enabled	Enable or disable TPM support. System reset is required after change.
User Confirmation	Disabled Enabled	Enable or disable user confirmation requests for certain transactions.
TPM State	Disabled Enabled	Enable or disable TPM chip. Note: System might restart several times during POST to acquire target state.
Pending Operation	None, Enable Take Ownership, Disable Take Ownership, TPM Clear	Perform selected TPM chip operation. Note: System might restart several times during POST to perform selected operation.

11.4.8 CPU Submenu

Feature	Options	Description
Active Processor Cores	All	Set number of cores to be enabled.
	1	
	2	
	3	
Hyper-Threading	Disabled Enabled	Enable or disable Hyper-Threading support.

Feature	Options	Description
Execute Disable Bit	Disabled Enabled	Enable or disable the Execute Disable Bit (XD) of the processor. With the XD bit set to enabled certain classes of malicious buffer overflow attacks can be prevented when combined with a supporting OS.
Limit CPUID Maximum	Disabled Enabled	When enabled , the processor will limit the maximum CPUID input value to 03h when queried, even if the processor supports a higher CPUID input value. When disabled , the processor will return the actual maximum CPUID input value of the processor when queried. Limiting the CPUID input value may be required for older operating systems that cannot handle the extra CPUID information returned when using the full CPUID input value.
Hardware Prefetcher	Disabled Enabled	Enable or disable the Mid Level Cache (MLC) streamer prefetcher.
Adjacent Cache Line Prefetch	Disabled Enabled	Enable or disable prefetching of adjacent cache lines.
Intel Virtualization Technology	Disabled Enabled	Enable or disable support for the Intel virtualization technology.
Power Management		
Intel(R) SpeedStep(tm)	Disabled Enabled	Disabled: CPU speed is set to maximum and cannot be altered by the operating system. Enabled: CPU speed is controlled by the operating system.
CPU Turbo Mode	Disabled Enabled	Disabled: CPU speed cannot be altered by the intel software driver above the CPU nominal operating frequency. Enabled: CPU speed can be altered by the Intel software driver above the CPU nominal operating frequency.
P-State Reduction	Disabled , by 1, by 2, by 3, by 4, by 5, by 6, by 7, by 8, by 9, by 10	Reduce number of non-turbo CPU P-states. Reduces maximum CPU performance and power consumption. Displayed only when CPU Turbo Mode set to Disabled.
TCC Activation Offset	0-15 Default : 0	Offset from the Intel factory Thermal Control Circuit (TCC) activation temperature. The TCC activation will lower both CPU core and graphics core frequency, voltage or both. The factory TCC activation temperature is normally 105C. So by entering 10 for TCC active offset the TCC will be normally activated at 95C.
CPU C3 Report	Disabled Enabled	Enable/Disable CPU C3(ACPI C2) report to OS
CPU C6 Report	Disabled Enabled	Enable/Disable CPU C6(ACPI C3) report to OS
CPU C7 Report	Disabled Enabled	Enable/Disable CPU C7(ACPI C3) report to OS

11.4.9 Chipset Submenu

Feature	Options	ons Description	
PCH LAN Controller	Enabled Disabled	Enable or disable the onboard, PCH integrated Ethernet controller	
Wake On LAN	Enabled Disabled	Enable or disable the wake on LAN capability of the onboard, PCH integrated ethernet controller.	
HDA Controller	Disabled Enabled Auto	Control activation of the HDA controller device. Disabled = HDA controller will be unconditionally disabled Enabled = HDA controller will be unconditionally enabled Auto = HDA Controller will be enabled if HDA codec is present, otherwise disabled.	
HDA Controller Internal HDMI Codec	Disabled Enabled	Enable or disable the internal HDMI codec for the HDA Controller.	
HDMI Codec for Display Port B	Disabled Enabled	Enable or disable the internal HDMI codec Port for relevant display port.	
HDMI Codec for Display Port C	Disabled Enabled	Enable or disable the internal HDMI codec Port for relevant display port.	
HDMI Codec for Display Port D	Disabled Enabled	Enable or disable the internal HDMI codec Port for relevant display port.	
High Precision Timer	Disabled Enabled	Enable or disable the high precision event timer (HPET). This timer can be used for precise multimedia or real time application timing. Special software support is required.	
PCI Express Clock Gating	Disabled Enabled	Enable or disable dynamic PCI Express clock gating for all root ports.	
DMI Link ASPM PCH Side	Disabled Enabled	Active State Power Management (ASPM) of DMI link PCH side. DMI Link is the main bus between the Processor and Platform Controller Hub (PCH).	
DMI Link ASPM CPU Side	Disabled LOs L1 LOsL1	Active State Power Management (ASPM) of the DMI link CPU side. DMI Link is the main bus between the Processor and Platform Controller Hub (PCH).	
PCIe-USB Glitch W/A	Disabled Enabled	PCIe-USB Glitch workaround for bad USB device(s) connected behind PCIE/PEG Port.	
Disconnect external SMBus	Never During POST Always	Allows to cut off the off-board SMBus segment. This can be workaround for non spec conform external SMBus devices.	
VT-d	Disabled Enabled	Enable or disable VT-d support.	
NB CRID	Disabled Enabled	Enable or disable northbridge compatible revision ID support.	
SB CRID	Disabled Enabled	Enable or disable southbridge compatible revision ID support.	

Feature	Options	Description
PCH Thermal Device	Disabled Enabled	Enable or disable PCH Thermal Device.
►LPC Generic I/O Range Decode	submenu	Opens the LPC Generic I/O Range Decode submenu

11.4.9.1 LPC Generic I/O Range Decode Submenu

Feature	Options	Description
LPC Generic I/O Range Decode 1	Disabled Enabled	Enable or disable LPC Generic I/O Decoding Range Registers 1
Base I/O Address	700	
Length	4 Bytes, 8 Bytes, 16 Bytes, 32 Bytes, 64 Bytes, 128 Bytes, 256 Bytes	
LPC Generic I/O Range Decode 2	Disabled Enabled	Enable or disable LPC Generic I/O Decoding Range Registers 2
Base I/O Address	200	Fixed. Cannot be changed !
Length	4 Bytes, 8 Bytes, 16 Bytes, 32 Bytes, 64 Bytes, 128 Bytes, 256 Bytes	
LPC Generic I/O Range Decode 2	Disabled Enabled	Enable or disable LPC Generic I/O Decoding Range Registers 3
Base I/O Address	700	
Length	4 Bytes, 8 Bytes, 16 Bytes, 32 Bytes, 64 Bytes, 128 Bytes, 256 Bytes	
LPC Generic I/O Range Decode 4	Disabled Enabled	Enable or disable LPC Generic I/O Decoding Range Registers 4
Base I/O Address	700	
Length	4 Bytes, 8 Bytes, 16 Bytes, 32 Bytes, 64 Bytes, 128 Bytes, 256 Bytes	
Reserve Above I/O Resource in ACPI	Disabled Enabled	
COM Port A Decoding	Disabled Enabled	Enable or disable an LPC bus COM port range decoding.
I/O Base Address	3F8h, 2F8h, 220h, 228h, 238h, 2E8h, 338h, 3E8h	

Feature	Options	Description	
Reserve Legacy Interupt for COM	None, IRQ3, IRQ4, IRQ5, IRQ6, IRQ10, IRQ11, IRQ14,IRQ15	The interrupt reserved here will not be assigned to any PCI or PCI Express device and thus may be available for some legacy bus device.	
COM Port B Decoding	Disabled Enabled	Enable or disable an LPC bus COM port range decoding.	
I/O Base Address	3F8h, 2F8h, 220h, 228h, 238h, 2E8h, 338h, 3E8h		
Reserve Legacy Interupt for COM	None, IRQ3, IRQ4, IRQ5, IRQ6, IRQ10, IRQ11, IRQ14,IRQ15	The interrupt reserved here will not be assigned to any PCI or PCI Express device and thus may be available for some legacy bus device.	

11.4.10 SATA Submenu

Feature	Options	Description	
SATA Controller(s)	Enabled Disabled	Enable or disable the onboard SATA controllers.	
SATA Mode Selection	Native IDE AHCI RAID	Select SATA controller mode. RAID option is not supported on all chipsets.	
SATA Test Mode	Enabled Disabled	Should be set to Disabled. Test Mode is used just for verification measurements.	
Aggressive LPM Support	Enabled Disabled	Enable PCH to aggressively enter link power state.	
SATA Controller Speed	Gen1 Gen2 Gen3	Indicates the maximum speed the SATA controller can support. Note: Gen3 only supported on SATA port 0 and 1.	
Alternate ID	Enabled Disabled	Report alternate Device ID. Displayed just for RAID SATA Mode.	
Serial ATA Port 0, 1, 2, 3	No option	Displays the name of the connected Hard Disk or DVDROM when the port is enabled. Empty is displayed when the port is enabled but nothing is connected to it.	
Port 0 ,1, 2, 3	Disabled Enabled	Enable or disable the relevant SATA port. Not possible in Native IDE mode.	
Hot Plug	Disabled Enabled	Select hot plug support for relevant SATA port. Not possible in Native IDE mode.	
SATA Device Type	Hard Disk Drive Solid State Drive	Identify if the relevant SATA port is connected to solid state drive or hard disk drive. Not possible in Native IDE mode.	

Feature	Options	Description
Spin Up Device	Disabled Enabled	When enabled the controller runs an initialization sequence for the connected device during startup at relevant SATA port.
		Some Hard Disk and specially Solid-state Drives (SSD) will function correctly only when this feature is enabled. Not possible in Native IDE mode.

11.4.11 Intel(R) Rapid Start Technology Submenu

Feature	Options	Description
Intel(R) Rapid Start Technology	Disabled Enabled	Enable or disable Intel(R) Rapid Start Technology. The SATA controller must be in AHCI mode for iRST to be enabled.
No valid partition	No option	Warning message when the Intel(R) Rapid Start Technology is not completely set up.
Entry on S3 RTC Wake	Disabled Enabled	Warning message when the Intel(R) Rapid Start Technology is not completely set up.
Entry After	0-120 Default : 10	Rapid Start invocation upon S3 RTC wake.
Active Page Threshold Support	Disabled Enabled	Enable RTC wake timer at S3 entry. Value range is from 0(immediately) to 120 minutes.
Active Memory Threshold	0-65535 Default : 0	Support RST with small partition
Rapid Start Display Save/Restore	Disabled Enabled	Try to support RST when partition size > Active Page Threshold size in MB. Value 0 means automatic mode.
Rapid Start Display Type	Disabled Enabled	Rapid Start Display Save/Restore

11.4.12 USB Submenu

Feature	Options	Description
USB Devices	No option	Displays the detected USB devices.
EHCI1 (Ports USB0-5)	Disabled Enabled	Enable or disable EHCI controller 1. One EHCI controller must always be enabled.
EHCI2 (Ports USB6-7)	Disabled Enabled	Enable or disable EHCI controller 2. One EHCI controller must always be enabled.

Feature	Options	Description
xHCI Mode	Smart Auto Auto	USB3.0 mode support on USB0, USB1, USB2 and USB3 ports
	Enabled Disabled	Disabled – USB ports will function in USB2.0 mode only. No USB3.0 OS driver required. The USB ports will b routed to EHCI1 controller.
		Enabled – USB ports will function correctly in BIOS but the ports on which the USB3.0 mode is enabled (see USB0 port USB3.0 item) will not function at all under OS if the USB3.0 OS driver is not installed. USB ports with not function in pre-OS time if USB3.0 Support in BIOS is disabled (see the USB3.0 Support in BIOS item).
		Auto – USB ports are initially set to operate in USB2.0 Mode and the USB3.0 OS driver (if available) will swit them USB3.0 mode. If USB3.0 OS driver is not available than the ports will function correctly but they will operate in USB2.0 mode.
		Smart Auto – The BIOS will store the USB mode set by the OS and at next boot the BIOS will set this previo used mode. At G3 boot (first boot after mechanical disconnection of the power supply) the USB ports will function identically as in Auto mode. This mode is not available when Disabled is selected at USB3.0 Suppo BIOS item.
USB0 Port USB3.0 Mode	Disabled Enabled	Disabled = USB port will operate only in USB2.0 mode. USB port will be routed to the EHCI1 Controller. Enabled = USB port can operate also in USB3.0 mode. USB port can be routed to EHCI1 or xHCI Controller.
USB1 Port USB3.0 Mode	Disabled Enabled	Same as in USB0 port USB3.0 mode.
USB2 Port USB3.0 mode	Disabled Enabled	Same as in USB0 port USB3.0 mode.
USB3 Port USB3.0 mode	Disabled Enabled	Same as in USB0 port USB3.0 mode.
►USB Ports Per-port Disable Control	submenu	Opens the USB Ports Per-port Disable Control submenu
Legacy USB Support	Enabled Disabled Auto	Enables legacy USB support. Auto option disables legacy support if no USB device is connected. Disable option will keep USB devices available only for EFI applications and setup.
▶ Per-Port Legacy USB Support Control	submenu	Opens the Per-Port Legacy USB Support Control submenu
USB3.0 Support in BIOS	Enabled Disabled	USB3.0 operating mode support on ports USB0-3 in BIOS run and pre-OS time. Enabled = USB ports are enabled to function in USB3.0 mode. Effective only when the xHCI mode is set to Enabled or Smart Auto. Disabled = USB ports will function in USB2.0 mode only.
xHCI Hand-off	Enabled Disabled	This is a workaround for OSes without xHCl hand-off support. The xHCl ownership change should be claime xHCl OS driver.
EHCI Hand-off	Disabled Enabled	This is a workaround for OSes without EHCI hand-off support. The EHCI ownership change should be claime EHCI OS driver.
USB Mass Storage Driver Support	Disabled Enabled	Enable or disable USB mass storage driver support

Feature	Options	Description
USB Transfer Timeout	1 sec 5 sec 10 sec 20 sec	The timeout value for control, bulk, and interrupt transfers.
Device Reset Timeout	10 sec 20 sec 30 sec 40 sec	USB legacy mass storage device start unit command timeout.
Device Power -Up Delay Selection	Auto Manual	Define maximum time a USB device might need before it properly reports itself to the host controller. Auto selects a default value which is 100ms for a root port or derived from the hub descriptor for a hub port.
Device Power -Up Delay Value	0-40 Default : 5	Actual power-up delay value in seconds.
Overcurrent Protection	Disabled Enabled	Overcurrent protection on all USB ports
USB Mass Storage Device Name (Auto detected USB mass storage devices are listed here dynamically)	Auto Floppy Forced FDD Hard Disk CD-ROM	 Every USB mass storage device that is enumerated by the BIOS will have an emulation type setup option. This option specifies the type of emulation the BIOS has to provide for the device. Note: The device's formatted type and the emulation type provided by the BIOS must match for the device to boot properly. Select AUTO to let the BIOS auto detect the current formatted media. If Floppy is selected then the device will be emulated as a floppy drive. Forced FDD allows a hard disk image to be connected as a floppy image. Works only for drives formatted with FAT12, FAT16 or FAT32. Hard disk allows the device to be emulated as hard disk. CDROM assumes the CD-ROM is formatted as bootable media, specified by the 'El Torito' Format Specification

11.4.12.1 USB Ports Per-port Disable Control Submenu

Feature	Options	Description
USB0 Port Disabled	Yes	Yes = USB port is permanently disabled.
	Νο	No = USB port is not permanently disabled and its operation is determined with other setting in USB Configuration
		menu.
USB1 Port Disabled	Yes	Same as USB0 Port Disabled
	No	
USB2 Port Disabled	Yes	Same as USB0 Port Disabled
	No	
USB3 Port Disabled	Yes	Same as USB0 Port Disabled
	No	
USB4 Port Disabled	Yes	Same as USB0 Port Disabled
	Νο	
USB5 Port Disabled	Yes	Same as USB0 Port Disabled
	Νο	
USB6 Port Disabled	Yes	Same as USB0 Port Disabled
	No	
USB7 Port Disabled	Yes	Same as USB0 Port Disabled
	No	

11.4.12.2 Per-Port Legacy USB Support Control Submenu

Feature	Options	Description
USB0 Port Legacy Support	Disabled Enabled	Enable or disable legacy USB support for this port. Enabled is only effective if the port is not disabled with other setting in USB Configuration menu.
USB1 Port Legacy Support	Disabled Enabled	Same as USB0 Port Legacy Support
USB2 Port Legacy Support	Disabled Enabled	Same as USB0 Port Legacy Support
USB3 Port Legacy Support	Disabled Enabled	Same as USB0 Port Legacy Support
USB4 Port Legacy Support	Disabled Enabled	Same as USB0 Port Legacy Support
USB5 Port Legacy Support	Disabled Enabled	Same as USB0 Port Legacy Support
USB6 Port Legacy Support	Disabled Enabled	Same as USB0 Port Legacy Support
USB7 Port Legacy Support	Disabled Enabled	Same as USB0 Port Legacy Support

11.4.13 Super I/O Submenu

Feature	Options	Description
Serial Port 0	Disabled Enabled	Enable or disable serial port 0.
Device Settings	10=3F8h; 1RQ=4;	Fixed configuration of serial port 0 if enabled.
Serial Port 1	Disabled Enabled	Enable or disable serial port 1.
Device Settings	10=2F8h; 1RQ=3;	Fixed configuration of serial port 1 if enabled.
Parallel Port	Disabled Enabled	Enable or disable parallel port.
Device Settings	IO=378h; IRQ=7;	Fixed configuration of the parallel port if enabled.
Device Mode	Standard Parallel Mode EPP Mode ECP Mode EPP Mode & ECP Mode	Set the parallel port mode.

Note

This setup menu is only available if an external Winbond W83627 Super I/O has been implemented on the carrier board.

11.4.14 Serial Port Console Redirection Submenu

Feature	Options	Description
COM0 Console Redirection	Disabled Enabled	Enable or disable serial port 0 console redirection.
Console Redirection Settings	submenu	Opens console redirection configuration sub menu.
COM1 Console Redirection	Disabled Enabled	Enable or disable serial port 1 console redirection.
► Console Redirection Settings	submenu	Opens console redirection configuration sub menu.

11.4.14.1 Console Redirection Settings Submenu

Feature	Options	Description
Terminal Type	VT100 VT100+ VT-UTF8 ANSI	Select terminal type.
Baudrate	9600, 19200, 38400, 57600, 115200	Select baud rate.
Data Bits	7, 8	Set number of data bits.
Parity	None Even Odd Mark Space	Select parity.
Stop Bits	1 2	Set number of stop bits.
Flow Control	None Hardware RTS/CTS	Select flow control.
VT-UTF8 Combo Key Support	Disabled Enabled	Enable VT-UTF8 combination key support for ANSI/VT100 terminals
Recorder Mode	Disabled Enabled	With recorder mode enabled, only text output will be sent over the terminal. This is helpful to capture and record terminal data.
Resolution 100x31	Disabled Enabled	Enables or disables extended terminal resolution.
Legacy OS Redirection Resolution	80x24 80x25	Number of rows and columns supported for legacy OS redirection.
Putty KeyPad	VT100 LINUX XTERMR6 SCO ESCN VT400	Select FunctionKey and KeyPad on Putty.
Redirection After BIOS POST	Always Enabled BootLoader	Select whether serial redirection should be continued after POST.

11.4.15 UEFI Network Stack Submenu

Feature	Options	Description	
UEFI Network Stack	Disabled Enabled	Enable or disable the UEFI network stack.	
Ipv4 PXE Support	Disabled Enabled	Enable Ipv4 PXE boot support. If disabled IPV6 PXE boot option will not be created.	
Ipv6 PXE Support	Disabled Enabled	Enable Ipv4 PXE boot support. If disabled IPV6 PXE boot option will not be created.	

11.5 Boot Setup

Select the Boot tab from the setup menu to enter the Boot setup screen.

11.5.1 Boot Settings Configuration

Feature	Options	Description	
Quiet Boot	Disabled Enabled	Disabled displays normal POST diagnostic messages. Enabled displays OEM logo instead of POST messages. Note: The default OEM logo is a dark screen.	
Setup Prompt Timeout	2 0 - 65535	Number of seconds to wait for setup activation key. 0 means no wait for fastest boot (not recommended), 65535 means infinite wait.	
POST/Setup VGA Support	Disabled Enabled	Select VGA mode for setup and POST screen. Enables setup and POST screen output support for VGA and WVGA display resolutions.	
Bootup NumLock State	On Off	Select the keyboard numlock state.	
System Off Mode	G3/Mech Off S5/Soft Off	Define system state after shutdown when a battery system is present.	
Power Loss Control	Remain Off Turn On Last State	Specifies the mode of operation if an AC power loss occurs. Remain Off keeps the power off until the power button is pressed. Turn On restores power to the computer. Last State restores the previous power state before power loss occurred. Note: Only works with an ATX type power supply.	
AT Shutdown Mode	System Reboot Hot S5	Determines the behavior of an AT-powered system after a shutdown.	
Enter Setup If No Boot Device	No Yes	Select whether the setup menu should be started if no boot device is connected.	

Feature	Options	Description
Enable Popup Boot Menu	No Yes	Select whether the popup boot menu can be started.
Boot Priority Selection	Device Based Type Based	Select between device and type based boot priority lists. The "Device Based" boot priority list allows you to select from a list of currently detected devices only. The "Type Based" boot priority list allows you to select device types, even if a respective device is not yet present. Moreover, the "Device Based" boot priority list might change dynamically in cases when devices are physically removed or added to the system. The "Type Based" boot menu is static and can only be changed by the user.
1st, 2nd, 3rd, Boot Device	Disabled SATA 0 Drive	This view is only available when in the default "Type Based" mode.
(Up to 12 boot devices can be prioritized if device based priority list control is selected. If "Type Based" priority list control is enabled only 8 boot devices can be prioritized.)	SATA 1 Drive SATA 2 Drive SATA 3 Drive PATA Drive USB Floppy USB Harddisk USB CDROM Onboard LAN External LAN Other BEV Device	When in "Device Based" mode you will only see the devices that are currently connected to the system.
►CSM & Option ROM Control	submenu	Opens submenu which controls the execution of UEFI and legacy option ROMs.
UEFI Fast Boot	Disabled Enabled	Enable or disable boot with initialization of a minimal set of devices required to launch active boot option. Has no effect for BB / legacy boot options.
SATA Support	Last Boot HDD Only, All SATA Devices	
VGA Support	Auto UEFI Driver	If set to Auto, the legacy video option ROM will be installed for legacy OS boot; boot logo will NOT be shown during POST. Fo UEFI OS boot the UEFI GOP driver will be installed.
USB Support	Disabled Full Init Partial Init	If set to Disabled, no USB device will be available before OS boot. If set to Partial Init, specific USB ports/devices will NOT be available before OS boot. If set to Enabled, all USB devices will be available during POST and after OS boot.
PS/2 Device Support	Disabled Enabled	If set to Disabled, PS/2 devices will be skipped.
Network Stack Driver Support	Disabled Enabled	If set to Disabled, the UEFI network stack driver installation will be skipped.

• Note

1. The term 'AC power loss' stands for the state when the module looses the standby voltage on the 5V_SB pins. On congatec modules, the standby voltage is continuously monitored after the system is turned off. If within 30 seconds the standby voltage is no longer detected, then this is considered an AC power loss condition. If the standby voltage remains stable for 30 seconds, then it is assumed that the system

was switched off properly.

2. Inexpensive ATX power supplies often have problems with short AC power sags. When using these ATX power supplies it is possible that the system turns off but does not switch back on, even when the PS_ON# signal is asserted correctly by the module. In this case, the internal circuitry of the ATX power supply has become confused. Usually another AC power off/on cycle is necessary to recover from this situation.

11.5.1.1 CSM & Option ROM Control Submenu

Feature	Options	Description
Launch CSM	Enabled Disabled	Controls the execution of the CSM module. Only disable for pure UEFI operating system support.
Boot Option Filter	UEFI and Legacy Legacy Only UEFI Only	Controls which devices / boot loaders the system should boot to.
PXE Option ROM Launch Policy	Do Not Launch UEFI ROM Only Legacy ROM Only Legacy ROM First UEFI ROM First	Controls the execution of UEFI and legacy PXE option ROMs
Storage Option ROM Launch Policy	Do Not Launch UEFI ROM Only Legacy ROM Only Legacy ROM First UEFI ROM First	Controls the execution of UEFI and legacy mass storage device option ROMs
Video Option ROM Launch Policy	Do Not Launch UEFI ROM Only Legacy ROM Only Legacy ROM First UEFI ROM First	Controls the execution of UEFI and legacy video option ROMs
Other Option ROM Launch Policy	UEFI ROM Only Legacy ROM Only	Controls the execution of option ROMs for PCI / PCI Express devices other than network, mass storage or video.
GateA20 Active	Upon Request Always	Gate A20 control. Upon Request: Gate A20 can be disabled using BIOS services. Always: Do not allow disabling Gate A20 This option is useful when any runtime code is executed above 1MB.
Option ROM Messages	Force BIOS Keep Current	Set display mode for option ROMs
INT19 Trap Response	Immediate Postponed	BIOS reaction on INT19 trapping by Option ROM Immediate: Execute the trap right away. Postponed: Execute the trap during legacy boot.

11.6 Security Setup

Select the Security tab from the setup menu to enter the Security setup screen.

11.6.1 Security Settings

Feature	Options	Description
Administrator Password	Enter password	Specifies the setup administrator password.
HDD Security Configuration		
List of all detected hard disks supporting the security feature set	Select device to open device security configuration submenu	

11.6.2 Hard Disk Security

This feature enables the users to set, reset or disable passwords for each hard drive in Setup without rebooting. If the user enables password support, a power cycle must occur for the hard drive to lock using the new password. Both user and master password can be set independently however the drive will only lock if a user password is installed.

11.6.3 Save & Exit Menu

Select the Save & Exit tab from the setup menu to enter the Save & Exit setup screen. You can display a Save & Exit screen option by highlighting it using the <Arrow> keys.

Feature	Description	
Save Changes and Exit	Exit setup menu after saving the changes. The system is only reset if settings have been changed.	
Discard Changes and Exit	Exit setup menu without saving any changes.	
Save Changes and Reset	Save changes and reset the system.	
Discard Changes and Reset	Reset the system without saving any changes.	
Save Options		
Save Changes	Save changes made so far to any of the setup options. Stay in setup menu.	
Discard Changes	Discard changes made so far to any of the setup options. Stay in setup menu.	
Restore Defaults	Restore default values of all the setup options.	
Boot Override List of all boot devices currently detected.	Select device to leave setup menu and boot from the selected device. Only visible and active if Boot Priority Selection setup node is set to "Device Based".	

12 Additional BIOS Features

The conga-TS77 uses a congatec/AMI AptioEFI that is stored in an onboard Flash Rom chip and can be updated using the congatec System Utility, which is available in a DOS based command line, Win32 command line, Win32 GUI, and Linux version.

The BIOS displays a message during POST and on the main setup screen identifying the BIOS project name and a revision code. The initial production BIOS is identified as BQ77R1xx or BH77R1xx where:

- BQ77 is the BIOS for modules with the QM77 chipset
- BH77 is the BIOS for modules with the HM76 chipset
- R is the identifier for a BIOS ROM file, 1 is the so called feature number and xx is the major and minor revision number.

The size of the conga-TS77 BIOS binary for both the QM77 and the HM76 variants is approximately 8 MB.

12.1 Supported Flash Devices

The conga-TS77 supports the following flash devices:

- Spansion S25FL064K0SMFI01
- Winbond W25Q64CVSSIG

The flash devices listed above can be used on the carrier board for external BIOS support. For more information about external BIOS support, refer to the Application Note AN7_External_BIOS_Update.pdf on the congatec website at http://www.congatec.com.

12.2 Updating the BIOS

BIOS updates are often used by OEMs to correct platform issues discovered after the board has been shipped or when new features are added to the BIOS.

For more information about "Updating the BIOS" refer to the user's guide for the congatec System Utility, which is called CGUTLm1x.pdf and can be found on the congatec AG website at www.congatec.com.

12.3 BIOS Security Features

The BIOS provides a setup administrator password that limits access to the BIOS setup menu.

12.4 Hard Disk Security Features

Hard Disk Security uses the Security Mode feature commands defined in the ATA specification. This functionality allows users to protect data using drive-level passwords. The passwords are kept within the drive, so data is protected even if the drive is moved to another computer system.

The BIOS provides the ability to 'lock' and 'unlock' drives using the security password. A 'locked' drive will be detected by the system, but no data can be accessed. Accessing data on a 'locked' drive requires the proper password to 'unlock' the disk.

The BIOS enables users to enable/disable hard disk security for each hard drive in setup. A master password is available if the user can not remember the user password. Both passwords can be set independently however the drive will only lock if a user password is installed. The max length of the passwords is 32 bytes.

During POST each hard drive is checked for security mode feature support. In case the drive supports the feature and it is locked, the BIOS prompts the user for the user password. If the user does not enter the correct user password within four attempts, the user is notified that the drive is locked and POST continues as normal. If the user enters the correct password, the drive is unlocked until the next reboot.

In order to ensure that the ATA security features are not compromised by viruses or malicious programs when the drive is typically unlocked, the BIOS disables the ATA security features at the end of POST to prevent their misuse. Without this protection it would be possible for viruses or malicious programs to set a password on a drive thereby blocking the user from accessing the data.

13 Industry Specifications

The list below provides links to industry specifications that apply to congatec AG modules.

Specification	Link
Low Pin Count Interface Specification, Revision 1.0 (LPC)	http://developer.intel.com/design/chipsets/industry/lpc. htm
Universal Serial Bus (USB) Specification, Revision 2.0	http://www.usb.org/home
PCI Specification, Revision 2.3	http://www.pcisig.com/specifications
Serial ATA Specification, Revision 3.0	http://www.serialata.org
PICMG [®] COM Express Module™ Base Specification	http://www.picmg.org/
PCI Express Base Specification, Revision 2.0	http://www.pcisig.com/specifications