

# conga-TC570r

COM Express 3.0 Type 6 Compact Module with 11th Generation Intel® Processors (Soldered-Down Memory)

User's Guide

Revision 1.01



# **Revision History**

Revision	Date (yyyy-mm-dd)	Author	Changes	
0.1	2022-03-15	AEM	Preliminary release	
1.00	2023-02-20	AEM	<ul> <li>Corrected the part number of Intel® Core™ i3-1115GRE in table 3 "Industrial Variants"</li> <li>Updated section 2.5 "Power Consumption" and section 2.6 "Supply Voltage Battery Power"</li> <li>Changed the Ethernet controller from i225 to i226 in sections 2.1 "Feature List", 5.1.6 "Gigabit Ethernet", table 26 "Gi Ethernet Signal Descriptions" and section 9.2 "PCI Configuration Space Map"</li> <li>Deleted the Ethernet speed limitation in section 2.7 "Environmental Specifications"</li> <li>Corrected the pin numbers of USB0 and USB1 in table 24 "USB 2.0 Signal Descriptions"</li> <li>Updated section 6.1.5 "Power Loss Control"</li> <li>Updated table 31 "General Purpose I/O Signal Descriptions" and added note indicating that SDIO is not supported</li> <li>Official release</li> </ul>	
1.01	2024-05-06	AEM	<ul> <li>Updated the RoHS directive</li> <li>Added Windows 11 support to section 2.2 "Supported Operating Systems"</li> <li>Added information about optimal storage conditions to section 2.8 "Storage Specifications"</li> <li>Removed optional MIPI from section 3 "Block Diagram" because the conga-TC570r does not currently support MIPI</li> <li>Updated sections 4.1 "CSA Dimensions", 4.2 "CSP Dimensions" and 4.3 "HSP Dimensions"</li> <li>Corrected the default link configuration in section 5.1.1 "PCI Express"</li> <li>Updated section 6.1 "congatec Board Controller (cBC)"</li> <li>Updated section 6.1.5 "Power Loss Control"</li> </ul>	



# **Preface**

This user's guide provides information about the components, features, connectors and system resources available on the conga-TC570r. It is one of three documents that should be referred to when designing a COM Express™ application. The other reference documents that should be used include the following:

- COM Express® Module Base Specification
- COM Express<sup>®</sup> Carrier Design Guide

These documents are available on the PICMG website at www.picmg.org. Additionally, check the restricted area of the congatec website at www.congatec.com and the website of the respective silicon vendor for relevant documents (Erratum, PCN, Sighting Reports and others).

#### **Software Licenses**

#### **Notice Regarding Open Source Software**

The congatec products contain Open Source software that has been released by programmers under specific licensing requirements such as the "General Public License" (GPL) Version 2 or 3, the "Lesser General Public License" (LGPL), the "ApacheLicense" or similar licenses.

You can find the specific details at https://www.congatec.com/en/licenses/. Search for the revision of the BIOS/UEFI or Board Controller Software (as shown in the POST screen or BIOS setup) to get the complete product related license information. To the extent that any accompanying material such as instruction manuals, handbooks etc. contain copyright notices, conditions of use or licensing requirements that contradict any applicable Open Source license, these conditions are inapplicable.

The use and distribution of any Open Source software contained in the product is exclusively governed by the respective Open Source license. The Open Source software is provided by its programmers without ANY WARRANTY, whether implied or expressed, of any fitness for a particular purpose, and the programmers DECLINE ALL LIABILITY for damages, direct or indirect, that result from the use of this software.

#### **OEM/ CGUTL BIOS**

BIOS/UEFI modified by customer via the congatec System Utility (CGUTL) is subject to the same license as the BIOS/UEFI it is based on. You can find the specific details at https://www.congatec.com/en/licenses/.



### Disclaimer

The information contained within this user's guide, including but not limited to any product specification, is subject to change without notice.

congatec GmbH provides no warranty with regard to this user's guide or any other information contained herein and hereby expressly disclaims any implied warranties of merchantability or fitness for any particular purpose with regard to any of the foregoing. congatec GmbH assumes no liability for any damages incurred directly or indirectly from any technical or typographical errors or omissions contained herein or for discrepancies between the product and the user's guide. In no event shall congatec GmbH be liable for any incidental, consequential, special, or exemplary damages, whether based on tort, contract or otherwise, arising out of or in connection with this user's guide or any other information contained herein or the use thereof.

#### Intended Audience

This user's guide is intended for technically qualified personnel. It is not intended for general audiences.

### **RoHS Directive**

All congatec GmbH designs comply with EU RoHS Directive 2011/65/EU and Delegated Directive 2015/863.

#### **Electrostatic Sensitive Device**



All congatec GmbH products are electrostatic sensitive devices. They are enclosed in static shielding bags, and shipped enclosed in secondary packaging (protective packaging). The secondary packaging does not provide electrostatic protection.

Do not remove the device from the static shielding bag or handle it, except at an electrostatic-free workstation. Also, do not ship or store electronic devices near strong electrostatic, electromagnetic, magnetic, or radioactive fields unless the device is contained within its original packaging. Be aware that failure to comply with these guidelines will void the congatec GmbH Limited Warranty.

### **Symbols**

The following symbols are used in this user's guide:



### Warning

Warnings indicate conditions that, if not observed, can cause personal injury.



#### Caution

Cautions warn the user about how to prevent damage to hardware or loss of data.



Notes call attention to important information that should be observed.

### Copyright Notice

Copyright © 2022 congatec GmbH. All rights reserved. All text, pictures and graphics are protected by copyrights. No copying is permitted without written permission from congatec GmbH.

congatec GmbH has made every attempt to ensure that the information in this document is accurate yet the information contained within is supplied "as-is".

### **Trademarks**

Product names, logos, brands, and other trademarks featured or referred to within this user's guide, or the congatec website, are the property of their respective trademark holders. These trademark holders are not affiliated with congatec GmbH, our products, or our website.



### Warranty

congatec GmbH makes no representation, warranty or guaranty, express or implied regarding the products except its standard form of limited warranty ("Limited Warranty") per the terms and conditions of the congatec entity, which the product is delivered from. These terms and conditions can be downloaded from www.congatec.com. congatec GmbH may in its sole discretion modify its Limited Warranty at any time and from time to time.

The products may include software. Use of the software is subject to the terms and conditions set out in the respective owner's license agreements, which are available at www.congatec.com and/or upon request.

Beginning on the date of shipment to its direct customer and continuing for the published warranty period, congatec GmbH represents that the products are new and warrants that each product failing to function properly under normal use, due to a defect in materials or workmanship or due to non conformance to the agreed upon specifications, will be repaired or exchanged, at congatec's option and expense.

Customer will obtain a Return Material Authorization ("RMA") number from congatec GmbH prior to returning the non conforming product freight prepaid. congatec GmbH will pay for transporting the repaired or exchanged product to the customer.

Repaired, replaced or exchanged product will be warranted for the repair warranty period in effect as of the date the repaired, exchanged or replaced product is shipped by congatec, or the remainder of the original warranty, whichever is longer. This Limited Warranty extends to congatec's direct customer only and is not assignable or transferable.

Except as set forth in writing in the Limited Warranty, congatec makes no performance representations, warranties, or guarantees, either express or implied, oral or written, with respect to the products, including without limitation any implied warranty (a) of merchantability, (b) of fitness for a particular purpose, or (c) arising from course of performance, course of dealing, or usage of trade.

congatec GmbH shall in no event be liable to the end user for collateral or consequential damages of any kind. congatec shall not otherwise be liable for loss, damage or expense directly or indirectly arising from the use of the product or from any other cause. The sole and exclusive remedy against congatec, whether a claim sound in contract, warranty, tort or any other legal theory, shall be repair or replacement of the product only.

### Certification

congatec GmbH is certified to DIN EN ISO 9001 standard.





## **Technical Support**

congatec GmbH technicians and engineers are committed to providing the best possible technical support for our customers so that our products can be easily used and implemented. We request that you first visit our website at www.congatec.com for the latest documentation, utilities and drivers, which have been made available to assist you. If you still require assistance after visiting our website then contact our technical support department by email at support@congatec.com

## **Terminology**

Term	Description
CSA	Active Cooling Solution
CSP	Passive Cooling Solution
DDI	Digital Display Interface
DTR	Dynamic Temperature Range
eDP	Embedded DisplayPort
EU	Execution Unit
GB	Gigabyte
GHz	Gigahertz
HDA	High Definition Audio
HSP	Heatspreader
kB	Kilobyte
kHz	Kilohertz
MB	Megabyte
Mbit	Megabit
MHz	Megahertz
N.A	Not available
N.C	Not connected
PEG	PCI Express Graphics
PCH	Platform Controller Hub
PCle	PCI Express
SATA	Serial ATA
TBD	To be determined
TDP	Thermal Design Power
TCC	Time Coordinated Computing
TSN	Time Sensitive Networking



# Contents

1	Introduction	11	5.1.4	SATA	30
1.1	COM Express™ Concept	11	5.1.5	USB	30
1.2	Options Information		5.1.6	Gigabit Ethernet	
1.2	·		5.1.7	High Definition Audio	32
2	Specifications	14	5.1.8	LPC Bus	
2.1	Feature List	14	5.1.9	I <sup>2</sup> C Bus	
2.2	Supported Operating Systems		5.1.10	GPIOs	32
2.3	Mechanical Dimensions		5.1.11	General Purpose Serial Interface	32
2.4	Supply Voltage Standard Power		5.1.12	Power Control	33
2.4.1	Electrical Characteristics		5.1.13	Power Management	36
2.4.2	Rise Time		6	Additional Features	37
2.5	Power Consumption	17			
2.6	Supply Voltage Battery Power		6.1	congatec Board Controller (cBC)	
2.7	Environmental Specifications		6.1.1	Board Information	
2.8	Storage Specifications		6.1.2	Watchdog	
2.8.1	Module		6.1.3	Power Loss Control	
2.8.2	Cooling Solution		6.1.4	Fan Control	
	-		6.1.5	Enhanced Soft-Off State	
3	Block Diagram	21	6.2	OEM BIOS Customization	
4		00	6.2.1	OEM Default Settings	
4	Cooling Solutions	22	6.2.2	OEM Boot Logo	39
4.1	CSA Dimensions	23	6.2.3	OEM POST Logo	39
4.2	CSP Dimensions	24	6.2.4	OEM DXE Driver	40
4.3	HSP Dimensions	25	6.3	congatec Battery Management Interface	40
4.3.2.1	Heatspreader Thermal Imagery		6.4	API Support (CGOS)	40
			6.5	Security Features	40
5	Connector Rows	2/	6.6	Suspend to Ram	40
5.1	Primary and Secondary Connector Rows	27	7	conga Tech Notes	41
5.1.1	PCI Express	27		-	
5.1.2	PCI Express Graphics (PEG)	27	7.1	Adaptive Thermal Monitor and Catastrophic Therm	nal Protection
5.1.3	Display Interfaces		41		
5.1.3.1	DP++		7.2	Processor Performance Control	
5.1.3.2	LVDS/eDP	29	7.2.1	Intel® SpeedStep® Technology (EIST)	42
5133	VGΔ	29	7.2.2	Intel® Turbo Boost Technology	



.3 .4 .5	Intel® Virtualization Technology Thermal Management ACPI Suspend Modes and Resume Events	43
	Signal Descriptions and Pinout Tables	45
.1	Connector Signal Descriptions Bootstrap Signals	
1	System Resources	69
.1 .1.1 .2 .3 .4	I/O Address Assignment LPC Bus PCI Configuration Space Map I <sup>2</sup> C SMBus	69 70 71
0	BIOS Setup Description	72
0.1 0.2 0.3 0.3.1	Navigating the BIOS Setup Menu	72 73
0.4	Supported Flash Devices	



# **List of Tables**

Гable 1	COM Express™ 3.0 Pinout Types	11
Table 2	Commercial Variants	
Table 3	Industrial Variants	13
Table 4	Feature Summary	14
Table 5	Overview of Type 6 Limitations	16
Table 6	Measurement Description	17
Table 7	Power Consumption Values (Nominal TDP and TDP Up)	18
Table 8	CMOS Battery Power Consumption	19
Table 9	Cooling Solution Variants	22
Table 10	Display Combination and Resolution	28
Table 11	Wake Events	44
Table 12	Signal Tables Terminology Descriptions	45
Table 13	Connector A–B Pinout	46
Table 14	Connector C–D Pinout	
Table 15	PCI Express Signal Descriptions (General Purpose)	50
Table 16	PCI Express Signal Descriptions (x16 Graphics)	51
Table 17	DDI Signal Description	53
Table 18	TMDS Signal Descriptions	54
Table 19	DisplayPort (DP) Signal Descriptions	56
Table 20	Embedded DisplayPort Signal Descriptions	
Table 21	CRT Signal Descriptions	
Table 22	LVDS Signal Descriptions	
Table 23	Serial ATA Signal Descriptions	
Table 24	USB 2.0 Signal Descriptions	
Table 25	USB 3.0 Signal Descriptions	
Table 26	Gigabit Ethernet Signal Descriptions	
Table 27	High Definition Audio Link Signals Descriptions	62
Table 28	LPC Signal Descriptions	
Table 29	SPI BIOS Flash Interface Signal Descriptions	
Table 30	Miscellaneous Signal Descriptions	63
Table 31	General Purpose I/O Signal Descriptions	
Table 32	Power and System Management Signal Descriptions	
Table 33	Rapid Shutdown Signal Descriptions	65
Table 34	Thermal Protection Signal Descriptions	
Table 35	SMBus Signal Description	
Table 36	General Purpose Serial Interface Signal Descriptions	66

Table 37	Module Type Definition Signal Description	6
	Power and GND Signal Descriptions	
	Bootstrap Signal Descriptions	

# 1 Introduction

### 1.1 COM Express™ Concept

COM Express<sup>TM</sup> is an open industry standard defined specifically for COMs (computer on modules). Its creation makes it possible to smoothly transition from legacy interfaces to the newest technologies available today. COM Express<sup>TM</sup> modules are available in following form factors:

Mini 84 mm x 55 mm
 Compact 95 mm x 95 mm
 Basic 125 mm x 95 mm
 Extended 155 mm x 110 mm

Table 1 COM Express™ 3.0 Pinout Types

Types	Connector	PCIe Lanes	PEG	SATA Ports	LAN ports	USB 2.0/	Display Interfaces
	Rows					SuperSpeed USB	
Type 6	A-B C-D	Up to 24	1	Up to 4	1	Up to 8 / 4 1	VGA,LVDS/eDP, PEG, 3x DDI
Type 7	A-B C-D	Up to 32	-	Up to 2	5 (1x 1 Gb, 4x 10 Gb)	Up to 4 / 4	
Type 10	A-B	Up to 4	-	Up to 2	1	Up to 8 / 2 <sup>1</sup>	LVDS/eDP, 1xDDI

<sup>&</sup>lt;sup>1.</sup> The SuperSpeed USB ports (USB 3.0) are not in addition to the USB 2.0 ports. Up to 4 of the USB 2.0 ports can support SuperSpeed USB.

The conga-TC570r modules use the Type 6 pinout definition and comply with COM Express 3.0 specification. They are equipped with two high performance connectors that ensure stable data throughput.

The COM integrates all the core components and is mounted onto an application specific carrier board. COM modules are legacy-free design (no Super I/O, PS/2 keyboard and mouse) and provide most of the functional requirements for any application. These functions include, but are not limited to a rich complement of contemporary high bandwidth serial interfaces such as PCI Express, Serial ATA, USB 2.0, and Gigabit Ethernet. The robust thermal and mechanical concept, combined with extended power-management capabilities, is perfectly suited for all applications.

Carrier board designers can use as little or as many of the I/O interfaces as deemed necessary. The carrier board can therefore provide all the interface connectors required to attach the system to the application specific peripherals. This versatility allows the designer to create a dense and optimized package, which results in a more reliable product while simplifying system integration. Most importantly, COM Express<sup>TM</sup> modules are scalable, which means once an application has been created there is the ability to diversify the product range through the use of different performance class or form factor size modules. Simply unplug one module and replace it with another; no redesign is necessary. modules are scalable, which means once an application has been created there is the ability to diversify the product range through the use of different performance class or form factor size modules. Simply unplug one module and replace it with another; no redesign is necessary.



# 1.2 Options Information

The conga-TC570r is currently available in four variants (one commercial and three industrial). The table below shows the different configurations.

Table 2 Commercial Variants

	050320	
	Intel® Celeron® 6305E	
	1.8 GHz Dual Core	
che	4 MB	
quency	N.A	
hics	Intel® UHD Graphics	
	(with 48 EU)	
Dynamic Freq.	1.25 GHz	
ory	4 GB, 3733 MTps;	
	Single channel;	
	Non-ECC	
(cTDP Up/Down)	15 W (N.A)	
tion <sup>1</sup>	Embedded	
Min.	0°C	
Max.	100°C	
ot Transition) <sup>2</sup>	T <sub>Boot</sub> + 70°C	
ld Transition) <sup>2</sup>	T <sub>Boot</sub> - 70°C	
rier Board	conga-TEVAL/COMe 3.0 Evaluation Carrier Board	
	for COM Express Type 6 modules	
	che quency hics  Dynamic Freq.  ory  (cTDP Up/Down) tion 1  Min.  Max. ot Transition) 2 Id Transition) 2 rrier Board	



<sup>&</sup>lt;sup>1.</sup> For the description of the use conditions, see Intel documentation.



<sup>&</sup>lt;sup>2.</sup> T<sub>Boot</sub> is the boot temperature. If the Tjunction is not within the DTR range, you must reboot the system. See Intel documentation for more information.

 Table 3
 Industrial Variants

Part-No.		050330	050331	050332	
Processor		Intel® Core™ i7-1185GRE	Intel® Core™ i5-1145GRE	Intel® Core™ i3-1115GRE	
		1.8 GHz Quad Core™	1.5 GHz Quad Core™	2.2 GHz Dual Core™	
Intel® Smart Ca	che	12 MB	8 MB	6 MB	
Max. Turbo Fre	quency	4.4 GHz	4.1 GHz	3.9 GHz	
Processor Grap	hics	Intel® Iris® Xe	Intel® Iris® Xe	Intel® UHD Graphics	
		(with 96 EU)	(with 80 EU)	(with 48 EU)	
GFX Base/Max	. Dynamic Freq.	1.35 GHz	1.35 GHz	1.25 GHz	
Onboard Memo	ory	32 GB, 4266 MTps,	16 GB, 4266 MTps	8 GB, 3733 MTps	
(LPDDR4x)		dual channel	dual channel	dual channel	
		InBand ECC (IBECC)	InBand ECC (IBECC)	InBand ECC (IBECC)	
Processor TDP	(cTDP Up/Down)	15 (28/12) W	15 (28/12) W	15 (28/12) W	
CPU Use Condi	tion <sup>1</sup>	Industrial	Industrial	Industrial	
<b>CPU Tjunction</b>	Min.	-40°C	-40°C	-40°C	
Max.		100°C	100°C	100°C	
DTR (Cold to H	ot Transition) <sup>2</sup>	T <sub>Boot</sub> + 110°C	T <sub>Boot</sub> + 110°C	T <sub>Boot</sub> + 110°C	
DTR (Hot to Co	ld Transition) <sup>2</sup>	T <sub>Boot</sub> - 110°C	T <sub>Boot</sub> - 110°C	T <sub>Boot</sub> - 110°C	
Compatible Ca	rrier Board	conga-TEVAL/COMe 3.0 Evaluation Carrier Board for COM Express Type 6 modules			



<sup>&</sup>lt;sup>1.</sup> For the description of the use conditions, see Intel documentation.

<sup>&</sup>lt;sup>2.</sup> T<sub>Boot</sub> is the boot temperature. If the Tjunction is not within the DTR range, you must reboot the system. See Intel documentation for more information.

# 2 Specifications

# 2.1 Feature List

Table 4 Feature Summary

Form Factor	Based on COM Express™ standard pinout Type 6 Rev. 3.0 (Compact size 95 x 95 mm)						
Processor	11 <sup>th</sup> Generation Intel® Core™ i7, i5, i3 and Celeron® Single Chip IOT UP3 Processors						
Memory	Onboard LPDDR4x memory with support for: - data rates up to 4266 MTps - up to 32 GB capacity - in-band ECC 1 (out-of-band ECC is not supported)						
Chipset	Intel® 500 Series PCH-LP integrated in the Multi-Chip Package						
Audio	High Definition Audio interface with support for multiple codecs						
Ethernet	Intel® i226 LM/V/IT 2.5 GbE controller with support for TSN						
Graphics Options	Intel® Iris® Xe (Gen. 12). Supports:  - API (DirectX 12, Direct3D 12, Direct3D 2015, OpenGL 4.5, OpenCL 2.2)  - Intel® QuickSync & Clear Video Technology HD (hardware accelerated video decode/encode/processing/transcode)  - Up to four independent displays (see table 10 "Display Combination and Resolution")  - Four display outputs with maximum 4K resolution						
	3x DP++ 1x LVDS/eDP <sup>2</sup> 1x PEG x4 port (PCIe Gen 4)	1x VGA <sup>3</sup>					
Peripheral Interfaces	8x USB 2.0 (up to 4x USB 3.2 Gen 2x1) Up to 2x SATA® 6 with RAID 0/1/5 (shared with PCle5 and PCle6) 4 Up to 8x PCI Express® Gen. 3 lanes 4 2x UART (16550 compatible) GPIOs  LPC I²C (fast mode, multi-master) SMB SPI						
BIOS	AMI Aptio® V UEFI 2.x firmware  32 MB serial SPI flash with congatec Embedded BIOS features						
Power Management	ACPI 5.0a compliant with battery support. S5e mode (see section 6.1.5 "Enhanced Soft-Off State") Deep Sx and Suspend to RAM (S3) Configurable TDP						
congatec Board Controller	Multi-stage watchdog, non-volatile user data storage, manufacturing and board information, board statistics, hardware monitoring, fan control, I2C bus, Power loss control						
Security	Discrete SPI Trusted Platform Module (Infineon SLB9670VQ2.0); AES In	structions					





- <sup>1.</sup> Industrial variants only
- <sup>2</sup> Both interfaces are not supported at the same time
- 3. Default on commercial variants; assembly option on industrial variants
- <sup>4.</sup> PCle5 is shared with SATA1; PCle6 is shared with SATA0 and PCle7 is shared with USB 3.2 Gen 1x2, port 3

## 2.2 Supported Operating Systems

The conga-TC570r supports the following operating systems.

- Microsoft® Windows® 11
- Microsoft® Windows® 11 IoT Enterprise
- Microsoft® Windows® 10 (64-bit)
- Microsoft® Windows® 10 IoT Enterprise (64-bit)
- Linux Ubuntu (64-bit)
- Real Time Systems Hypervisor




- 1. The processor supports only 64-bit operating systems.
- 2. The conga-TC570r supports only native UEFI Operating Systems. Legacy Operating Systems which require CSM (Compatibility Support Module) as part of the UEFI firmware are not supported anymore.
- 3. For Windows 10/11 installation, we recommend a minimum storage capacity of 20 GB. congatec will not offer technical support for systems with less than 20 GB storage space.



### 2.3 Mechanical Dimensions

- Length of 95 mm
- Width of 95 mm

The overall height (module, heatspreader and stack) is shown below:



## 2.4 Supply Voltage Standard Power

8 V - 20 V DC

#### 2.4.1 Electrical Characteristics

Power supply pins on the module's connectors limit the amount of input power. The following table provides an overview of the limitations for pinout Type 6 (dual connector, 440 pins).

Table 5 Overview of Type 6 Limitations

Power Rail	Module Pin	Nominal	Input	Derated	Max. Input Ripple	Max. Module Input	Assumed	Max. Load
	Current Capability	Input (Volts)	Range	Input (Volts)	(10Hz to 20MHz)	Power (w. derated input)	Conversion	Power
	(Ampere)		(Volts)		(mV)	(Watts)	Efficiency	(Watts)
VCC_12V	12	12	11.4-12.6	11.4	+/- 100	137	85%	116
VCC_5V-SBY	2	5	4.75-5.25	4.75	+/- 50	9		
VCC_RTC	0.5	3	2.5-3.3		+/- 20			

### 2.4.2 Rise Time



The input voltages shall rise from 10 percent of nominal to 90 percent of nominal at a minimum slope of 250 V/s. The smooth turn-on requires that, during the 10 percent to 90 percent portion of the rise time, the slope of the turn-on waveform must be positive.

# 2.5 Power Consumption

The power consumption values were measured with the following setup:

- Input voltage +12 V
- conga-TC570r COM
- Modified congatec carrier board
- conga-TC570r cooling solution
- Microsoft Windows 10 (64 bit)



The CPU was stressed to its maximum workload with the Intel® Thermal Analysis Tool

### Table 6 Measurement Description

The power consumption values were recorded during the following system states:

System State	Description	Comment
S0: Minimum value	Lowest frequency mode (LFM) with minimum core voltage during desktop idle	
S0: Maximum value	Highest frequency mode (HFM/Turbo Boost)	The CPU was stressed to its maximum frequency
S0: Peak current	Highest current spike during the measurement of "S0: Maximum value". This	
	state shows the peak value during runtime.	ensure that sufficient power is supplied during worst case scenarios
S3	COM is powered by VCC_5V_SBY	
S5	COM is powered by VCC_5V_SBY	
S5e	COM is powered by VCC_5V_SBY	



- 1. The fan and SATA drives were powered externally.
- 2. All other peripherals except the LCD monitor were disconnected before measurement



### Table 7 Power Consumption Values (Nominal TDP and TDP Up)

The table below provides additional information about the conga-TC570r power consumption. The values were recorded at various operating mode.

### Nominal TDP (15 W TDP)

Part	Memory	H.W	BIOS	OS	CPU				Current (Ampere)					
No.	Size	Rev.	Rev.	(64 bit)	Variant	Cores	Freq. /Turbo	S0:	S0:	S0:	S3	S5	S5e	
							(GHz)	Min	Max	Peak				
050320	4 GB	A.1	BVTOR022	Windows 10	Intel® Celeron® 6305E	2	1.8 / N.A	0.29	1.51	1.94	0.09	0.08	0.0002	
050330	32 GB	A.1	BVTOR022	Windows 10	Intel® Core™ i7-1185GRE	4	1.8 / 4.4	0.39	2.17	4.60	0.09	0.08	0.0002	
050331	16 GB	A.1	BVTOR022	Windows 10	Intel® Core™ i5-1145GRE	4	1.5 / 4.1	0.38	1.85	3.31	0.09	0.08	0.0002	
050332	8 GB	A.1	BVTOR022	Windows 10	Intel® Core™ i3-1115GRE	2	2.2 / 3.9	0.27	2.03	2.52	0.08	0.08	0.0002	

### TDP Up (28 W TDP)

Part	Memory	H.W	BIOS	OS	CF	U		Current (Ampere)					
No.	Size	Rev.	Rev.	(64 bit)	Variant	Cores	Freq. /Turbo	S0:	S0:	S0:	S3	S5	S5e
							(GHz)	Min	Max	Peak			
050320	4 GB	A.1	BVTOR022	Windows 10	Intel® Celeron® 6305E	2	1.8 / N.A	N.A	N.A	N.A	N.A	N.A	N.A
050330	32 GB	A.1	BVTOR022	Windows 10	Intel® Core™ i7-1185GRE	4	1.8 / 4.4	0.39	3.26	5.56	0.09	0.08	0.0002
050331	16 GB	A.1	BVTOR022	Windows 10	Intel® Core™ i5-1145GRE	4	1.5 / 4.1	0.38	3.26	4.08	0.09	0.08	0.0002
050332	8 GB	A.1	BVTOR022	Windows 10	Intel® Core™ i3-1115GRE	2	2.2 / 3.9	0.28	2.35	2.71	0.08	0.08	0.0002



#### **Supply Voltage Battery Power** 2.6

Table 8 **CMOS Battery Power Consumption** 

RTC @	Voltage	Current
-10°C	3V DC	1.63 μA
20°C	3V DC	1.87 μΑ
70°C	3V DC	4.04 μA



- 1. Do not use the CMOS battery power consumption values listed above to calculate CMOS battery lifetime.
- 2. Measure the CMOS battery power consumption of your application in worst case conditions (for example, during high temperature and high battery voltage).
- 3. Consider the self-discharge of the battery when calculating the lifetime of the CMOS battery. For more information, refer to application note AN9\_RTC\_Battery\_Lifetime.pdf on congatec GmbH website at www.congatec.com/support/application-notes.
- 4. We recommend to always have a CMOS battery present when operating the conga-TC570r.

#### 2.7 **Environmental Specifications**

Temperature (commercial variants) Operation: 0° to +60°C Storage: -20° to +80°C

Operation: -40° to +85°C Storage: -40° to +85°C Temperature (industrial variants)

Humidity Operation: 10% to 90% Storage: 5% to 95%



The above operating temperatures must be strictly adhered to at all times. When using a congatec heatspreader, the maximum operating temperature refers to any measurable spot on the heatspreader's surface.

Humidity specifications are for non-condensing conditions.



## 2.8 Storage Specifications

This section describes the storage conditions that must be observed for optimal performance of congatec products.

### 2.8.1 Module

For long-term storage of the conga-TC570r (more than six months), keep the conga-TC570r in a climate-controlled building at a constant temperature between 5°C and 40°C, with humidity of less than 65% and at an altitude of less than 3000 m. Also ensure the storage location is dry and well ventilated.



We do not recommend storing the conga-TC570r for more than five years under these conditions.


### 2.8.2 Cooling Solution

The heatpipes of congatec heatspreaders/cooling solutions are filled with water by default. For optimal cooling performance, do not store the heatspreaders/cooling solutions at temperatures below -20°C.



- 1. For temperatures between -10°C and -20°C, preheat the heatpipes before operation. Optionally, fill the heatpipes with acetone.
- 2. For optimal thermal dissipation, do not store the congatec cooling solutions for more than six months.

# 3 Block Diagram







Copyright © 2022 congatec GmbH TCTOm101 21/73

# 4 Cooling Solutions

congatec GmbH offers the following cooling solutions for the conga-TC570r. The dimensions of the cooling solutions are shown in the sub-sections. All measurements are in millimeters.

Table 9 Cooling Solution Variants

	Cooling Solution	Part No	Description		
1	CSA	050350 Active cooling solution with integrated heat pipes and 2.7 mm bore-hole standoffs			
		050351	Active cooling with integrated heat pipes and M2.5 mm threaded standoffs		
2	CSP	050352 Passive cooling solution with integrated heat pipes and 2.7 mm bore-hole stando			
		050353	Passive cooling solution with integrated heat pipes and M2.5 mm threaded standoffs		
3	HSP	050354 Heatspreader with integrated heat pipes and 2.7 mm bore-hole standoffs			
		050355	Heatspreader with with integrated heat pipes and M2.5 mm threaded standoffs		



- 1. We recommend a maximum torque of 0.4 Nm for carrier board mounting screws and 0.5 Nm for module mounting screws.
- 2. The gap pad material used on congatec heatspreaders may contain silicon oil that can seep out over time depending on the environmental conditions it is subjected to. For more information about this subject, contact your local congatec sales representative and request the gap pad material manufacturer's specification.




#### Caution


- 1. The congatec heatspreaders/cooling solutions are tested only within the commercial temperature range of 0° to 60°C. Therefore, if your application that features a congatec heatspreader/cooling solution operates outside this temperature range, ensure the correct operating temperature of the module is maintained at all times. This may require additional cooling components for your final application's thermal solution.
- 2. For adequate heat dissipation, use the mounting holes on the cooling solution to attach it to the module. Apply thread-locking fluid on the screws if the cooling solution is used in a high shock and/or vibration environment. To prevent the standoff from stripping or cross-threading, use non-threaded carrier board standoffs to mount threaded cooling solutions.
- 3. For applications that require vertically-mounted cooling solution, use only coolers that secure the thermal stacks with fixing post. Without the fixing post feature, the thermal stacks may move.





4. Do not exceed the recommended maximum torque. Doing so may damage the module or the carrier board, or both.

# 4.1 CSA Dimensions

























# 4.2 CSP Dimensions

























#### 4.3 **HSP Dimensions**













M2.5 x 11 mm threaded standoff for threaded version or ø2.7 x 11 mm non-threaded standoff for borehole version








### 4.3.2.1 Heatspreader Thermal Imagery

The conga-TC570r heatspreader solution features heatstack, heat pipe and aluminium alloy plate. The aluminium alloy plate distributes the heat evenly on the heatspreader as shown in the thermal imagery below.





# **5** Connector Rows

The conga-TC570r is connected to the carrier board via two 220-pin connectors (COM Express Type 6 pinout). These connectors are broken down into four rows. The primary connector consists of rows A and B while the secondary connector consists of rows C and D.

## 5.1 Primary and Secondary Connector Rows

The following subsystems can be found on the primary and secondary connector rows.

### 5.1.1 PCI Express

The conga-TC570r offers up to eight PCIe lanes—up to six lanes on the A–B connector and up to two lanes on the C–D connector. The conga-TC570r supports the following:

- up to 8 GTps (Gen 3) speed
- a 5x1 link default configuration (with USB 3.2 and SATA ports enabled) 1,2,3,
- a 1 x4 + 2 x1 link or 2 x2 + 2 x1 link or 1 x2 + 4 x1 link via a special/customized BIOS firmware
- lane polarity inversion



- <sup>1.</sup> PCIe lane 5 and PCIe lane 6 are multiplexed with SATA port 1 and SATA port 0 respectively (PCIe lane 5 and 6 are default).
- <sup>2</sup> PCIe lane 7 is multiplexed with USB 3.2 Gen 2x1, port 3 (custom BIOS is required to support PCIe lane 7).
- <sup>3.</sup> The number of PCIe lanes increases if the multiplexed ports are not enabled.

### 5.1.2 PCI Express Graphics (PEG)

The conga-TC570r supports one PCIe x4 Gen 4 (PEG) port on the C–D connector. The port supports both graphics and storage devices and can be operated as x1 or x4 link.



The PEG lanes can not be linked together with the PCI Express lanes in section 5.1.1 "PCI Express".



### 5.1.3 Display Interfaces

The conga-TC570r offers the following display interfaces:

- three DP++
- dual-channel LVDS
- one VGA on commercial variants
- optional VGA on industrial variants
- four independent displays (DP++, eDP/LVDS and VGA)

The table below shows the supported display combinations and resolutions.

Table 10 Display Combination and Resolution

	Disp	olay 1 (DDI1)	Disp	olay 2 (DDI2)	Displa	ay 3 (DDI3)	Graphic 4	
	Interface	Max. Resolution	Interface	Max. Resolution	Interface	Max. Resolution	Interface	Graphics
Option 1	DP++	4096x2304 @	DP++	4096x2304 @	DP++	4096x2304 @	LVDS or	1920x1200 @ 60 Hz (dual LVDS mode)
-		60 Hz, 36 bpp		60 Hz, 36 bpp		60 Hz, 36 bpp	eDP	4096x2304 @ 60 Hz, 24 bpp
Option 2	DP++	4096x2304 @	DP++	4096x2304 @	DP++	4096x2304 @	VGA	1920x1200 @ 60 Hz
		60 Hz, 36 bpp		60 Hz, 36 bpp		60 Hz, 36 bpp		
Option 3	DP++	4096x2304 @	DP++	4096x2304 @	VGA	1920x1200 @ 60 Hz	LVDS or	1920x1200 @ 60 Hz (dual LVDS mode)
	60 Hz, 36 bpp			60 Hz, 36 bpp			eDP	4096x2304 @ 60 Hz, 24 bpp



A single DP/eDP display supports maximum resolution of 5120x3200 @ 60 Hz.

#### 5.1.3.1 DP++

The conga-TC570r offers three DP++ interfaces. The interfaces support:

- three indepent DP displays (DP++)
- VESA DisplayPort Standard 1.2
- data rate of 1.62 GT/s, 2.97 GT/s and 5.4 GT/s on 1, 2 or 4 data lanes
- up to 4096x2304 resolutions at 60 Hz
- audio formats such as AC-3 Dolby Digital, Dolby Digital Plus, DTS-HD, LPCM, 192 KHz/24 bit, 8 channel, Dolby TrueHD, DTS-HD Master Audio (Lossless Blu-Ray Disc Audio Format)



#### 5.1.3.2 LVDS/eDP

The conga-TC570r offers an LVDS/eDP interface. This interface is configured in the BIOS to support LVDS by default. For eDP support, go to Advanced -> Graphics -> Active LFP Configuration in the BIOS setup menu and select "eDP".

The LVDS <sup>1</sup> interface supports:

- single or dual channel LVDS (color depths of 18 bpp or 24 bpp)
- integrated flat panel interface with clock frequency up to 112 MHz
- VESA and OpenLDI LVDS color mappings
- automatic panel detection via Embedded Panel Interface based on VESA EDID™ 1.3
- resolution up to 1920x1200 in dual LVDS channel mode

The eDP <sup>1,2</sup> interface supports:

- eDP 1.4 specification
- Spread-Spectrum Clocking
- eDP display authentication



- <sup>1.</sup> The LVDS/eDP interface does not support both LVDS and eDP signals at the same time.
- <sup>2.</sup> The eDP interface does not support HDCP

#### 5.1.3.3 VGA

The Intel® Tiger Lake IoT UP3 SoC does not natively support VGA interface. However, the conga-TC570r commercial variants support this interface by integrating a DisplayPort to VGA adapter chip.



For VGA support on industrial variants, you need a customized conga-TC570r variant.



### 5.1.4 SATA

The conga-TC570r offers two SATA interfaces (SATA 0-1) on the A–B connector. The interfaces support:

- independent DMA operation
- data transfer rates up to 6.0 Gb/s
- AHCI mode using memory space and RAID mode
- Hot-plug detect



- 1. SATA0 is multiplexed with PCle6 while SATA1 is multiplexed with PCle5.
- 2. The interface does not support legacy mode using I/O space.

### 5.1.5 USB

The conga-TC570r offers eight USB 2.0 interfaces on the A–B connector and up to four SuperSpeed signals on the C–D connector. The xHCl host controller supports:

- USB 3.2 specification
- SuperSpeedPlus, SuperSpeed, High-Speed, Full-Speed and Low-Speed USB signaling
- data transfers of up to 10 Gbps for USB 3.2 Gen 2x1 port
- data transfers of up to 5 Gbps for USB 3.2 Gen 1x1 port
- supports USB debug port on all USB 3.2 capable ports



- 1. The USB 3.2 Gen 2x1, port 3 is multiplexed with PCle7. For PCle lane 7, a custom BIOS is required.
- 2. The USB ports are configured in the BIOS setup menu to operate by default in Gen 1 mode. Before you change the default setting to Gen 2, ensure the carrier board supports Gen 2 operation. For Gen 2 design considerations, contact congatec technical support center.




#### Caution



To pass the Electrical Fast Transient (EFT) test, you must add a schottky diode (1SS402 or equivalent) to all USB 2.0 data lanes routed to a connector on your carrier board.

The schottky diode must be placed before the common-mode choke as shown below:



### 5.1.6 Gigabit Ethernet

The conga-TC570r offers a 2.5 Gigabit Ethernet interface via an onboard Intel® i226LM/V/IT Phy. The interface supports:

- full-duplex operation at 10/100/1000/2500 Mbps <sup>1,2</sup>
- half-duplex operation at 10/100 Mbps <sup>1,2</sup>
- Time Sensitive Networking 3,4



- The GBE0\_LINK# output is not active during a 10 Mb connection. It is only active during a 100 Mb or 1 Gb connection. This is a limitation of Ethernet Phy since it has only three LED outputs—ACT#, LINK100# and LINK1000#.
- <sup>2</sup> The GBE0\_LINK# signal is a logic AND of the GBE0\_LINK100# and GBE0\_LINK1000# signals on the conga-TC570r module.
- <sup>3.</sup> Only conga-TC570r industrial variants support Intel® TSN and TCC.
- <sup>4.</sup> Not supported in Windows Operating Systems



### 5.1.7 High Definition Audio

The conga-TC570r provides an HD audio interface on the A–B connector.

### 5.1.8 LPC Bus

The conga-TC570r offers the LPC bus through an eSPI to LPC bridge. For information about the decoded LPC addresses, see section 9.1.1 "LPC Bus".

### 5.1.9 I<sup>2</sup>C Bus

The I<sup>2</sup>C bus is implemented through the congatec board controller and accessed through the congatec CGOS driver and API. The controller provides a fast-mode multi-master I<sup>2</sup>C bus that has the maximum I<sup>2</sup>C bandwidth.

### 5.1.10 GPIOs

The conga-TC570r offers General Purpose Input/Output signals on the A–B connector. The GPIO signals are controlled by the congatec Board controller.

### 5.1.11 General Purpose Serial Interface

The conga-TC570r offers two standard 16C550 UARTs on the A–B connector via the congatec Board Controller. The interfaces support up to 115200 baud rate.



The UART interfaces do not support hardware handshake and flow control.


### 5.1.12 Power Control

#### PWR\_OK

Power OK from main power supply or carrier board voltage regulator circuitry. A high value indicates that the power is good and the module can start its onboard power sequencing.

Carrier board hardware must drive this signal low until all power rails and clocks are stable. Releasing PWR\_OK too early or not driving it low at all can cause numerous boot up problems. It is a good design practice to delay the PWR\_OK signal a little (typically 100ms) after all carrier board power rails are up, to ensure a stable system.

A sample screenshot is shown below:








The module is kept in reset as long as the PWR\_OK is driven by carrier board hardware.

The conga-TC570r PWR\_OK input circuitry is implemented as shown below:



The voltage divider ensures that the input complies with 3.3 V CMOS characteristic and also makes it possible to use the module on carrier board designs that do not drive the PWR\_OK signal. Although the PWR\_OK input is not mandatory for the onboard power-up sequencing, it is strongly recommended that the carrier board hardware drives the signal low until it is safe to let the module boot-up.

When considering the above voltage divider circuitry and the transistor stage, the voltage measured at the PWR\_OK input pin may be only around 0.8 V when the 12 V is applied to the module. Actively driving PWR\_OK high is compliant to the COM Express specification but this can cause back driving. Therefore, congatec recommends driving the PWR\_OK low to keep the module in reset and tri-state PWR\_OK when the carrier board hardware is ready to boot.

The three typical usage scenarios for a carrier board design are:

- Connect PWR\_OK to the "power good" signal of an ATX type power supply.
- Connect PWR\_OK to the last voltage regulator in the chain on the carrier board.
- Simply pull PWR\_OK with a 1k resistor to the carrier board 3.3 V power rail.

With this solution, you must ensure that before the 3.3 V is up, all carrier board hardware is fully powered and all clocks are stable.



The conga-TC570r supports the controlling of ATX-style power supplies. If you do not use an ATX power supply, do not connect the conga-TC570r pins SUS\_S3/PS\_ON, 5V\_SB, and PWRBTN#.

#### SUS\_S3#/PS\_ON#

The SUS\_S3#/PS\_ON# (pin A15 on the A–B connector) signal is an active-low output that can be used to turn on the main outputs of an ATX-style power supply. To accomplish this the signal must be inverted with an inverter/transistor that is supplied by standby voltage and is located on the carrier board.

#### **PWRBTN#**

When using ATX-style power supplies, PWRBTN# (pin B12 on the A–B connector) is used to connect to a momentary-contact, active-low debounced push-button input while the other terminal on the push-button must be connected to ground. This signal is internally pulled up to  $3V_SB$  using a  $100 \text{ k}\Omega$  resistor. When PWRBTN# is asserted it indicates that an operator wants to turn the power on or off. The response to this signal from the system may vary as a result of modifications made in BIOS settings or by system software.

### Power Supply Implementation Guidelines

The 12 V input power is the sole operational power source for the conga-TC570r. Other required voltages are generated internally on the module using onboard voltage regulators.



When designing a power supply for a conga-TC570r application, be aware that the system may malfunction when a 12 V power supply that produces non-monotonic voltage is used to power the system up. Though this problem is rare, it has been observed in some mobile power supply applications.

This problem occurs because some internal circuits on the module (e.g. clock-generator chips) generate their own reset signals when the supply voltage exceeds a certain voltage threshold. A voltage dip after passing this threshold may lead to these circuits becoming confused, thereby resulting in a malfunction.

To ensure this problem does not occur, observe the power supply rise waveform through an oscilloscope during the power supply qualication phase. This will help to determine if the rise is indeed monotonic and does not have any dips. For more information, see the "Power Supply Design Guide for Desktop Platform Form Factors" document at www.intel.com.



### 5.1.13 Power Management

#### **ACPI**

The conga-TC570r supports Advanced Configuration and Power Interface (ACPI) specification, revision 4.0a. It also supports Suspend to RAM (S3). For more information, see section 7.5 "ACPI Suspend Modes and Resume Events".

#### **DEEP Sx**

The Deep Sx is a lower power state employed to minimize the power consumption while in S3/S4/S5. In the Deep Sx state, the system entry condition determines if the system context is maintained or not. All power is shut off except for minimal logic which supports limited set of wake events for Deep Sx. The Deep Sx on resumption, puts system back into the state it is entered from. In other words, if Deep Sx state was entered from S3 state, then the resume path will place system back into S3.

#### S5e Power State

The conga-TC570r features a congatec proprietary Enhanced Soft-Off power state. See section 6.1.5 "Enhanced Soft-Off State" for more information.



# 6 Additional Features

The following features are available on the conga-TC570r.

### 6.1 congatec Board Controller (cBC)

The conga-TC570r is equipped with Microchip microcontroller. This onboard microcontroller plays an important role for most of the congatec embedded/industrial PC features. It fully isolates some of the embedded features such as system monitoring or the I<sup>2</sup>C bus from the x86 core architecture, which results in higher embedded feature performance and more reliability, even when the x86 processor is in a low power mode. It also ensures that the congatec embedded feature set is fully compatible amongst all congatec modules.

The board controller supports the following features:

- Board information
- Watchdog
- General Purpose Input/Output (see section 5.1.10 "GPIOs")
- I<sup>2</sup>C bus (see section 5.1.9 "I<sup>2</sup>C Bus")
- UART (see section 5.1.11 "General Purpose Serial Interface")
- Power loss control
- Fan control
- Enhanced soft-off state (S5e)

#### 6.1.1 Board Information

The cBC provides a rich data-set of manufacturing and board information such as serial number, EAN number, hardware and firmware revisions, and so on. It also keeps track of dynamically changing data like runtime meter and boot counter.

### 6.1.2 Watchdog

The conga-TC570r is equipped with a multi stage watchdog solution that is triggered by software. For more information about the Watchdog feature, see the application note AN3 Watchdog.pdf on the congatec GmbH website at www.congatec.com.





The conga-TC570r module does not support the watchdog NMI mode.

#### 6.1.3 Power Loss Control

The cBC provides the power loss control feature. The power loss control feature determines the behaviour of the system after an AC power loss occurs. This feature applies to systems with ATX-style power supplies which support standby power rail.

The term "power loss" implies that all power sources, including the standby power are lost (G3 state). Once power loss (transition to G3) or shutdown (transition to S5) occurs, the board controller continuously monitors the standby power rail. If the standby voltage remains stable for 30 seconds, the cBC assumes the system was switched off properly. If the standby voltage is no longer detected within 30 seconds, the module considers this an AC power loss condition.

The power loss control feature has three different modes that define how the system responds when standby power is restored after a power loss occurs. The modes are:

- Turn On: The system is turned on after a power loss condition
- Remain Off: The system is kept off after a power loss condition
- Last State: The board controller restores the last state of the system before the power loss condition



- 1. If a power loss condition occurs within 30 seconds after a regular shutdown, the cBC may incorrectly set the last state to "ON".
- 2. The settings for power loss control have no effect on systems with AT-style power supplies which do not support standby power rail.
- 3. The 30 seconds monitoring cycle applies only to the "Last State" power loss control mode.

#### 6.1.4 Fan Control

The conga-TC570r uses FAN\_PWMOUT output signal and FAN\_TACHOIN input signal for fan control, thereby improving system management. The FAN\_PWMOUT signal controls the system fan with PWM (Pulse Width Modulation) while the FAN\_TACHOIN signal provides the ability to monitor the system's fan RPMs (revolutions per minute).

The FAN\_TACHOIN signal must receive two pulses per revolution in order to produce an accurate reading. For this reason, a two-pulse per revolution fan or similar hardware solution is recommended.



- 1. A four wire fan must be used to generate the correct speed readout.
- 2. For the correct fan control (FAN\_PWMOUT, FAN\_TACHIN) implementation, see the COM Express Design Guide.



#### 6.1.5 Enhanced Soft-Off State

The conga-TC570r supports an enhanced Soft-Off state (S5e)—a congated proprietary low-power Soft-Off state. In this state, the CPU module switches off almost all the onboard logic in order to reduce the power consumption to absolute minimum (between 0.05 mA and 0.09 mA).

The S5e supports power button, sleep button and SMBALERT# wake events. Refer to congatec application note AN36\_S5e\_Implementation.pdf for detailed description of the S5e state.

#### 6.2 OEM BIOS Customization

The conga-TC570r is equipped with congatec Embedded BIOS, which is based on American Megatrends Inc. Aptio UEFI firmware. The congatec Embedded BIOS allows system designers to modify the BIOS. For more information about customizing the congatec Embedded BIOS, refer to the congatec System Utility user's guide CGUTLm1x.pdf on the congatec website at https://www.congatec.com or contact technical support.

The customization features supported are described below:

### 6.2.1 OEM Default Settings

This feature allows system designers to create and store their own BIOS default configuration. Customized BIOS development by congatec for OEM default settings is no longer necessary because customers can easily perform this configuration by themselves using the congatec system utility CGUTIL. See congatec application note AN8\_Create\_OEM\_Default\_Map.pdf on the congatec website for details on how to add OEM default settings to the congatec Embedded BIOS.

#### 6.2.2 OEM Boot Logo

This feature allows system designers to replace the standard text output displayed during POST with their own BIOS boot logo. Customized BIOS development by congatec for OEM Boot Logo is no longer necessary because customers can easily perform this configuration by themselves using the congatec system utility CGUTIL. See congatec application note AN8\_Create\_And\_Add\_Bootlogo.pdf on the congatec website for details on how to add OEM boot logo to the congatec Embedded BIOS.

#### 6.2.3 OEM POST Logo

This feature allows system designers to replace the congatec POST logo displayed in the upper left corner of the screen during BIOS POST with their own BIOS POST logo. Use the congatec system utility CGUTIL 1.5.4 or later to replace/add the OEM POST logo.



#### 6.2.4 OEM DXE Driver

This feature allows designers to add their own UEFI DXE driver to the congatec embedded BIOS. Contact congatec technical support for more information on how to add an OEM DXE driver.

## 6.3 congatec Battery Management Interface

To facilitate the development of battery powered mobile systems based on embedded modules, congatec GmbH defined an interface for the exchange of data between a CPU module (using an ACPI operating system) and a Smart Battery system. A system developed according to the congatec Battery Management Interface Specification can provide the battery management functions supported by an ACPI capable operating system (for example, charge state of the battery, information about the battery, alarms/events for certain battery states and so on) without the need for additional modifications to the system BIOS.

In addition to the ACPI-Compliant Control Method Battery mentioned above, the latest versions of the conga-TC570r BIOS and board controller firmware also support LTC1760 battery manager from Linear Technology and a battery only solution (no charger). All three battery solutions are supported on the I2C bus and the SMBus. This gives the system designer more flexibility when choosing the appropriate battery sub-system. For more information about the supported Battery Management Interface, contact your local sales representative.

## 6.4 API Support (CGOS)

In order to benefit from the above mentioned non-industry standard feature set, congatec provides an API that allows application software developers to easily integrate all these features into their code. The CGOS API (congatec Operating System Application Programming Interface) is the congatec proprietary API that is available for all commonly used Operating Systems such as Win32, Win64, Win CE, Linux. The architecture of the CGOS API driver provides the ability to write application software that runs unmodified on all congatec CPU modules. All the hardware related code is contained within the congatec embedded BIOS on the module. See section 1.1 of the CGOS API software developers guide, available on the congatec website.

## 6.5 Security Features

The conga-TC570r offers a discrete SPI TPM 2.0 (Infineon SLB9670VQ2.0) by default.

## 6.6 Suspend to Ram

The Suspend to RAM feature is available on the conga-TC570r.



# 7 conga Tech Notes

The conga-TC570r has some technological features that require additional explanation. The following section will give the reader a better understanding of some of these features.

## 7.1 Adaptive Thermal Monitor and Catastrophic Thermal Protection

Intel® Core™ i7/i5/i3 and Celeron® processors have a thermal monitor feature that helps to control the processor temperature. The integrated TCC (Thermal Control Circuit) activates if the processor silicon reaches its maximum operating temperature. The activation temperature that the Intel® Thermal Monitor uses to activate TCC can be slightly modified in BIOS setup menu via Advanced -> CPU Thermal Configuration -> TCC Activation Offset submenu.

The Adaptive Thermal Monitor controls the processor temperature using two methods:

- · Adjusting the processor's operating frequency and core voltage (EIST transitions)
- Modulating (start/stop) the processor's internal clocks at a duty cycle of 25% on and 75% off

When activated, the TCC causes both processor core and graphics core to reduce frequency and voltage adaptively. The Adaptive Thermal Monitor will remain active as long as the package temperature remains at its specified limit. Therefore, the Adaptive Thermal Monitor will continue to reduce the package frequency and voltage until the TCC is de-activated. Clock modulation is activated if frequency and voltage adjustments are insufficient. Additional hardware, software driver, or operating system support is not required.

Intel®'s Core™ i7/i5/i3, Celeron® and Pentium® processors use the THERMTRIP# signal to shut down the system if the processor's silicon reaches a temperature of approximately 125°C. The THERMTRIP# signal activation is completely independent from processor activity and therefore does not produce any bus cycles.

## Note

- 1. For THERMTRIP# to switch off the system automatically, use an ATX style power supply
- 2. The maximum operating temperature for Intel® Core™ i7/i5/i3, Celeron® and Pentium® processors is 100°C
- 3. To ensure that the TCC is active for only short periods of time, thus reducing the impact on processor performance to a minimum, it is necessary to have a properly designed thermal solution. The Intel® Core™ i7/i5/i3, Celeron® and Pentium® processor's respective datasheet can provide you with more information about this subject.



#### 7.2 Processor Performance Control

### 7.2.1 Intel® SpeedStep® Technology (EIST)

Intel® processors found on the conga-TC570r run at different voltage/frequency states (performance states), which is referred to as Enhanced Intel® SpeedStep® Technology (EIST). Operating systems that support performance control take advantage of microprocessors that use several different performance states in order to efficiently operate the processor when it is not being fully used. The operating system will determine the necessary performance state that the processor should run at so that the optimal balance between performance and power consumption can be achieved during runtime. The Windows family of operating systems links its processor performance control policy to the power scheme setting. You must ensure that the power scheme setting you choose has the ability to support Enhanced Intel® SpeedStep® technology.

The 11th Generation Intel® Core™ processor family supports Intel Speed Shift, a new and energy efficient method for frequency control. This feature is also referred to as Hardware-controlled Performance States (HWP). It is a hardware implementation of the ACPI defined Collaborative Processor Performance Control (CPPC2) and is supported by newer operating systems (Win 8.1 or newer).

With this feature enabled, the processor autonomously selects performance states based on workload demand and thermal limits while also considering information provided by the OS e.g., the performance limits and workload history.

### 7.2.2 Intel® Turbo Boost Technology

Intel® Turbo Boost Technology allows processor cores to run faster than the base operating frequency if it is operating below power, current, and temperature specification limits. Intel® Turbo Boost Technology is activated when the Operating System (OS) requests the highest processor performance state. The maximum frequency of Intel® Turbo Boost Technology depends on the number of active cores. The amount of time the processor spends in the Intel Turbo Boost Technology state depends on the workload and operating environment.

Any of the following can set the upper limit of Intel® Turbo Boost Technology on a given workload:

- Number of active cores
- Estimated current consumption
- Estimated power consumption
- Processor temperature

When the processor is operating below these limits and the user's workload demands additional performance, the processor frequency dynamically increases by 100 MHz on short and regular intervals until the upper limit is met or the maximum possible upside for the number of active cores is reached.



For more information about Intel® Turbo Boost Technology, visit the Intel® website.



- 1. Only conga-TC570r variants that feature the Core™ i7, i5 and i3 processors support Intel® Turbo BoostTechnology. Refer to section 1.2 "Options Information" for information about the maximum turbo frequency available for conga-TC570r variants.
- 2. For real-time sensitive applications, disable EIST and Turbo Mode in the BIOS setup to ensure a more deterministic performance.
- 3. Disable Turbo mode for industrial use condition applications.

## 7.3 Intel® Virtualization Technology

Intel® Virtualization Technology (Intel® VT) makes a single system appear as multiple independent systems to software. With this technology, multiple, independent operating systems can run simultaneously on a single system. The technology components support virtualization of platforms based on Intel architecture microprocessors and chipsets. Intel® Virtualization Technology for IA-32, Intel® 64 and Intel® Architecture (Intel® VT-x) added hardware support in the processor to improve the virtualization performance and robustness.

RTS Real-Time Hypervisor supports Intel VT and is verified on all current congatec x86 hardware.



congatec supports RTS Hypervisor.

## 7.4 Thermal Management

ACPI is responsible for allowing the operating system to play an important part in the system's thermal management. This results in the operating system having the ability to implement cooling decisions according to the demands of the application.

The conga-TC570r offers hardware-based support for passive and active cooling. Passive cooling is implemented in the Intel CPU via the Thermal Control Circuit (TCC) Activation Offset setting in the CPU configuration setup sub-menu. The TCC in the processor is activated at 100°C by default but can be lowered by the Activation Offset—for example, an activation offset of "10" will activate TCC at 90°C. ACPI OS support is not required. See section 7.1 "Adaptive Thermal Monitor and Catastrophic Thermal Protection" for more information.

The congatec board controller supports active cooling solution. The board controller controls the fan's speed based on the temperature readings of the CPU. This feature does not require ACPI OS support. The only software-controlled thermal trip point on conga-TC570r is the Critical Trip Point.



The active or passive cooling policy should ensure that the CPU temperature does not reach the critical trip point.. However, if the critical trip point is reached, the OS will shut down properly in order to prevent damage to the system.

Use the "critical trip point" setup node in the BIOS setup menu to determine the temperature threshold at which the system shuts down.



The Automatic Critical Trip Point BIOS setting shuts down the system at 5°C above the maximum specified temperature of the processor

## 7.5 ACPI Suspend Modes and Resume Events

The conga-TC570r BIOS supports S3 (Suspend to RAM), S4 (Suspend to Disk) and S5 (Soft-Off).

#### Table 11 Wake Events

The table below lists the events that wake the system from S3-S5.

Wake Event	Conditions/Remarks
Power Button	Wakes unconditionally from S3-S5.
Onboard LAN Event	Device driver must be configured for Wake On LAN support.
SMBALERT#	Wakes unconditionally from S3-S5.
PCI Express WAKE#	Wakes unconditionally from S3-S5.
WAKE#	Wakes unconditionally from S3.
PME#	Activate the wake up capabilities of a PCI device using Windows Device Manager configuration options for this device OR set Resume On PME# to Enabled in the Power setup menu.
USB Mouse/Keyboard Event	When Standby mode is set to S3, USB hardware must be powered by standby power source.  Set USB Device Wakeup from S3/S4 to ENABLED in the ACPI setup menu (if setup node is available in BIOS setup program).  In Device Manager look for the keyboard/mouse devices. Go to the Power Management tab and check 'Allow this device to bring the computer out of standby'.
RTC Alarm	Activate and configure Resume On RTC Alarm in the Power setup menu. Only available in S5.
Watchdog Power Button Event	Wakes unconditionally from S3-S5.



# 8 Signal Descriptions and Pinout Tables

The following section describes the signals found on COM Express™ Type 6 connectors used for congatec GmbH modules. The pinout of the modules complies with COM Express Type 6, rev. 3.0.

The table below describes the terminology used in this section. The PU/PD column indicates if a pull-up or pull-down resistor has been used. If the field entry area in this column for the signal is empty, then no pull-up or pull-down resistor has been implemented by congatec.

The "#" symbol at the end of the signal name indicates that the active or asserted state occurs when the signal is at a low voltage level. When "#" is not present, the signal is asserted when at a high voltage level.



The Signal Description tables do not list internal pull-ups or pull-downs implemented by the chip vendors, only pull-ups or pull-downs implemented by congatec are listed. For information about the internal pull-ups or pull-downs implemented by the chip vendors, refer to the respective chip's datasheet.

Table 12 Signal Tables Terminology Descriptions

Term	Description
PU	congatec implemented pull-up resistor
PD	congatec implemented pull-down resistor
I/O 3.3V	Bi-directional signal 3.3V tolerant
I/O 5V	Bi-directional signal 5V tolerant
I 3.3V	Input 3.3V tolerant
I 5V	Input 5V tolerant
I/O 3.3VSB	Input or output 3.3V tolerant active in standby state
O 3.3V	Output 3.3V signal level
O 5V	Output 5V signal level
OD	Open drain output
Р	Power Input/Output
DDC	Display Data Channel
PCIE	PCI Express compatible differential signal. In compliance with PCI Express Specification.
PEG	PCI Express Graphics
SATA	In compliance with Serial ATA specification Revision 2.6 and 3.0.
LVDS	Low Voltage Differential Signal - 330 mV nominal; 450 mV maximum differential signal
REF	Reference voltage output. May be sourced from a module power plane.
PDS	Pull-down strap. A module output pin that is either tied to GND or is not connected. Used to signal module capabilities (pinout type) to the Carrier Board.



# 8.1 Connector Signal Descriptions

Table 13 Connector A–B Pinout

Pin	Row A	Pin	Row B	Pin	Row A	Pin	Row B
A1	GND (FIXED)	B1	GND (FIXED)	A56	PCIE_TX4-	B56	PCIE_RX4-
A2	GBE0_MDI3-	B2	GBE0_ACT#	A57	GND	B57	GPO2
A3	GBE0_MDI3+	В3	LPC_FRAME#/ESPI_CS0#	A58	PCIE_TX3+	B58	PCIE_RX3+
A4	GBE0_LINK100#	В4	LPC_AD0/ESPI_IO_0	A59	PCIE_TX3-	B59	PCIE_RX3-
A5	GBE0_LINK1000#	B5	LPC_AD1/ESPI_IO_1	A60	GND (FIXED)	B60	GND (FIXED)
A6	GBE0_MDI2-	В6	LPC_AD2/ESPI_IO_2	A61	PCIE_TX2+	B61	PCIE_RX2+
A7	GBE0_MDI2+	В7	LPC_AD3/ESPI_IO_3	A62	PCIE_TX2-	B62	PCIE_RX2-
A8	GBE0_LINK#	В8	LPC_DRQ0#/ESPI_ALERT0#	A63	GPI1	B63	GPO3
A9	GBE0_MDI1-	В9	LPC_DRQ1#/ESPI_ALERT1#	A64	PCIE_TX1+	B64	PCIE_RX1+
A10	GBE0_MDI1+	B10	LPC_CLK/ESPI_CK	A65	PCIE_TX1-	B65	PCIE_RX1-
A11	GND (FIXED)	B11	GND (FIXED)	A66	GND	B66	WAKE0#
A12	GBE0_MDI0-	B12	PWRBTN#	A67	GPI2	B67	WAKE1#
A13	GBE0_MDI0+	B13	SMB_CK	A68	PCIE_TX0+	B68	PCIE_RX0+
A14	GBE0_CTREF <sup>1</sup>	B14	SMB_DAT	A69	PCIE_TX0-	B69	PCIE_RX0-
A15	SUS_S3#	B15	SMB_ALERT# <sup>3</sup>	A70	GND (FIXED)	B70	GND (FIXED)
A16	SATA0_TX+	B16	SATA1_TX+	A71	eDP_TX2+/LVDS_A0+	B71	LVDS_B0+
A17	SATA0_TX-	B17	SATA1_TX-	A72	eDP_TX2-/LVDS_A0-	B72	LVDS_B0-
A18	SUS_S4#	B18	SUS_STAT#/ESPI_RESET#	A73	eDP_TX1+/LVDS_A1+	B73	LVDS_B1+
A19	SATA0_RX+	B19	SATA1_RX+	A74	eDP_TX1-/LVDS_A1-	B74	LVDS_B1-
A20	SATA0_RX-	B20	SATA1_RX-	A75	eDP_TX0+/LVDS_A2+	B75	LVDS_B2+
A21	GND (FIXED)	B21	GND (FIXED)	A76	eDP_TX0-/LVDS_A2-	B76	LVDS_B2-
A22	SATA2_TX+ 1	B22	SATA3_TX+ 1	A77	eDP_VDD_EN/LVD\$_VDD_EN	B77	LVDS_B3+
A23	SATA2_TX- 1	B23	SATA3_TX-1	A78	LVDS_A3+	B78	LVDS_B3-
A24	SUS_S5#	B24	PWR_OK	A79	LVDS_A3-	B79	eDP_BKLT_EN/LVDS_BKLT_EN
A25	SATA2_RX+ 1	B25	SATA3_RX+ 1	A80	GND (FIXED)	B80	GND (FIXED)
A26	SATA2_RX- 1	B26	SATA3_RX-1	A81	eDP_TX3+/LVDS_A_CK+	B81	LVDS_B_CK+
A27	BATLOW#	B27	WDT	A82	eDP_TX3-/LVDS_A_CK-	B82	LVDS_B_CK-
A28	(S)ATA_ACT#	B28	HDA_SDIN2 <sup>1</sup>	A83	eDP_AUX+/LVDS_I2C_CK	B83	eDP/LVDS_BKLT_CTRL
A29	HDA_SYNC	B29	HDA_SDIN1	A84	eDP_AUX-/LVDS_I2C_DAT	B84	VCC_5V_SBY
A30	HDA_RST#	B30	HDA_SDIN0	A85	GPI3	B85	VCC_5V_SBY

Pin	Row A	Pin	Row B	Pin	Row A	Pin	Row B
A31	GND (FIXED)	B31	GND (FIXED)	A86	RSVD		VCC_5V_SBY
A32	HDA_BITCLK	B32	SPKR <sup>3</sup>	A87	eDP_HPD	B87	VCC_5V_SBY
A33	HDA_SDOUT <sup>3</sup>	B33	I2C_CK	A88	PCIE_CLK_REF+	B88	BIOS_DIS1# <sup>3</sup>
A34	BIOS_DIS0# ³/ESPI_SAFS	B34	I2C_DAT	A89	PCIE_CLK_REF-	B89	VGA_RED
A35	THRMTRIP#	B35	THRM#	A90	GND (FIXED)	B90	GND (FIXED)
A36	USB6-	B36	USB7-	A91	SPI_POWER	B91	VGA_GRN
A37	USB6+	B37	USB7+	A92	SPI_MISO <sup>3</sup>	B92	VGA_BLU
A38	USB_6_7_OC#	B38	USB_4_5_OC#	A93	GPO0	B93	VGA_HSYNC
A39	USB4-	B39	USB5-	A94	SPI_CLK	B94	VGA_VSYNC
A40	USB4+	B40	USB5+	A95	SPI_MOSI <sup>3</sup>	B95	VGA_I2C_CK
A41	GND (FIXED)	B41	GND (FIXED)	A96	TPM_PP	B96	VGA_I2C_DAT
A42	USB2-	B42	USB3-	A97	TYPE10# 1	B97	SPI_CS#
A43	USB2+	B43	USB3+	A98	SERO_TX	B98	RSVD <sup>1</sup>
A44	USB_2_3_OC#	B44	USB_0_1_OC#	A99	SERO_RX	B99	RSVD <sup>1</sup>
A45	USB0-	B45	USB1-	A100	GND (FIXED)	B100	GND (FIXED)
A46	USB0+	B46	USB1+	A101	SER1_TX	B101	FAN_PWMOUT
A47	VCC_RTC	B47	ESPI_EN# <sup>1</sup>	A102	SER1_RX	B102	FAN_TACHIN
A48	RSVD <sup>1</sup>	B48	USB0_HOST_PRSNT <sup>2</sup>	A103	LID#	B103	SLEEP#
A49	GBE0_SDP	B49	SYS_RESET#	A104	VCC_12V	B104	VCC_12V
A50	LPC_SERIRQ/ESPI_CS1#	B50	CB_RESET#	A105	VCC_12V	B105	VCC_12V
A51	GND (FIXED)	B51	GND (FIXED)	A106	VCC_12V	B106	VCC_12V
A52	PCIE_TX5+	B52	PCIE_RX5+	A107	VCC_12V	B107	VCC_12V
A53	PCIE_TX5-	B53	PCIE_RX5-	A108	VCC_12V	B108	VCC_12V
A54	GPI0	B54	GPO1	A109	VCC_12V	B109	VCC_12V
A55	PCIE_TX4+	B55	PCIE_RX4+	A110	GND (FIXED)	B110	GND (FIXED)



- <sup>1.</sup> Not connected
- <sup>2.</sup> Not supported
- <sup>3.</sup> Bootstrap signals



Table 14 Connector C–D Pinout

Pin	Row C	Pin	Row D	Pin	Row C	Pin	Row D
C1	GND (FIXED)	D1	GND (FIXED)	C56	PEG_RX1-	D56	PEG_TX1-
C2	GND	D2	GND	C57	TYPE1# <sup>1</sup>	D57	TYPE2#
C3	USB_SSRX0-	D3	USB_SSTX0-	C58	PEG_RX2+	D58	PEG_TX2+
C4	USB_SSRX0+	D4	USB_SSTX0+	C59	PEG_RX2-	D59	PEG_TX2-
C5	GND	D5	GND	C60	GND (FIXED)	D60	GND (FIXED)
C6	USB_SSRX1-	D6	USB_SSTX1-	C61	PEG_RX3+	D61	PEG_TX3+
C7	USB_SSRX1+	D7	USB_SSTX1+	C62	PEG_RX3-	D62	PEG_TX3-
C8	GND	D8	GND	C63	RSVD	D63	RSVD <sup>1</sup>
C9	USB_SSRX2-	D9	USB_SSTX2-	C64	RSVD	D64	RSVD <sup>1</sup>
C10	USB_SSRX2+	D10	USB_SSTX2+	C65	PEG_RX4+ 1	D65	PEG_TX4+ 1
C11	GND (FIXED)	D11	GND (FIXED)	C66	PEG_RX4-1	D66	PEG_TX4- 1
C12	USB_SSRX3-	D12	USB_SSTX3-	C67	RAPID_SHUTDOWN <sup>2</sup>	D67	GND
C13	USB_SSRX3+	D13	USB_SSTX3+	C68	PEG_RX5+ 1	D68	PEG_TX5+ 1
C14	GND	D14	GND	C69	PEG_RX5-1	D69	PEG_TX5- 1
C15	DDI1_PAIR6+ 1	D15	DDI1_CTRLCLK_AUX+	C70	GND (FIXED)	D70	GND (FIXED)
C16	DDI1_PAIR6- 1	D16	DDI1_CTRLDATA_AUX- 3	C71	PEG_RX6+ 1	D71	PEG_TX6+ 1
C17	RSVD	D17	RSVD	C72	PEG_RX6- 1	D72	PEG_TX6- 1
C18	RSVD	D18	RSVD	C73	GND	D73	GND
C19	PCIE_RX6+	D19	PCIE_TX6+	C74	PEG_RX7+ 1	D74	PEG_TX7+ 1
C20	PCIE_RX6-	D20	PCIE_TX6-	C75	PEG_RX7-1	D75	PEG_TX7- 1
C21	GND (FIXED)	D21	GND (FIXED)	C76	GND	D76	GND
C22	PCIE_RX7+	D22	PCIE_TX7+	C77	RSVD <sup>1</sup>	D77	RSVD <sup>1</sup>
C23	PCIE_RX7-	D23	PCIE_TX7-	C78	PEG_RX8+ 1	D78	PEG_TX8+ 1
C24	DDI1_HPD	D24	RSVD	C79	PEG_RX8-1	D79	PEG_TX8- 1
C25	DDI1_PAIR4+ 1	D25	RSVD	C80	GND (FIXED)	D80	GND (FIXED)
C26	DDI1_PAIR4- 1	D26	DDI1_PAIR0+	C81	PEG_RX9+ 1	D81	PEG_TX9+ 1
C27	RSVD	D27	DDI1_PAIR0-	C82	PEG_RX9- 1	D82	PEG_TX9- 1
C28	RSVD	D28	RSVD <sup>1</sup>	C83	RSVD <sup>1</sup>	D83	RSVD <sup>1</sup>
C29	DDI1_PAIR5+ 1	D29	DDI1_PAIR1+	C84	GND	D84	GND
C30	DDI1_PAIR5- 1	D30	DDI1_PAIR1-	C85	PEG_RX10+ 1	D85	PEG_TX10+ 1
C31	GND (FIXED)	D31	GND (FIXED)	C86	PEG_RX10-1	D86	PEG_TX10- 1
C32	DDI2_CTRLCLK_AUX+	D32	DDI1_PAIR2+	C87	GND	D87	GND



Pin	Row C	Pin	Row D	Pin	Row C	Pin	Row D
C33	DDI2_CTRLDATA_AUX- 3	D33	DDI1_PAIR2-	C88	PEG_RX11+ 1	D88	PEG_TX11+ 1
C34	DDI2_DDC_AUX_SEL	D34	DDI1_DDC_AUX_SEL	C89	PEG_RX11-1	D89	PEG_TX11- 1
C35	RSVD <sup>1</sup>	D35	RSVD <sup>1</sup>	C90	GND (FIXED)	D90	GND (FIXED)
C36	DDI3_CTRLCLK_AUX+	D36	DDI1_PAIR3+	C91	PEG_RX12+ 1	D91	PEG_TX12+ 1
C37	DDI3_CTRLDATA_AUX- 3	D37	DDI1_PAIR3-	C92	PEG_RX12- 1	D92	PEG_TX12- 1
C38	DDI3_DDC_AUX_SEL	D38	RSVD <sup>1</sup>	C93	GND	D93	GND
C39	DDI3_PAIR0+	D39	DDI2_PAIR0+	C94	PEG_RX13+ 1	D94	PEG_TX13+ 1
C40	DDI3_PAIR0-	D40	DDI2_PAIR0-	C95	PEG_RX13-1	D95	PEG_TX13-1
C41	GND (FIXED)	D41	GND (FIXED)	C96	GND	D96	GND
C42	DDI3_PAIR1+	D42	DDI2_PAIR1+	C97	RVSD <sup>1</sup>	D97	RSVD <sup>1</sup>
C43	DDI3_PAIR1-	D43	DDI2_PAIR1-	C98	PEG_RX14+ 1	D98	PEG_TX14+ 1
C44	DDI3_HPD	D44	DDI2_HPD	C99	PEG_RX14- 1	D99	PEG_TX14-1
C45	RSVD <sup>1</sup>	D45	RSVD <sup>1</sup>	C100	GND (FIXED)	D100	GND (FIXED)
C46	DDI3_PAIR2+	D46	DDI2_PAIR2+	C101	PEG_RX15+ 1	D101	PEG_TX15+ 1
C47	DDI3_PAIR2-	D47	DDI2_PAIR2-	C102	PEG_RX15-1	D102	PEG_TX15- 1
C48	RSVD <sup>1</sup>	D48	RSVD <sup>1</sup>	C103	GND	D103	GND
C49	DDI3_PAIR3+	D49	DDI2_PAIR3+	C104	VCC_12V	D104	VCC_12V
C50	DDI3_PAIR3-	D50	DDI2_PAIR3-	C105	VCC_12V	D105	VCC_12V
C51	GND (FIXED)	D51	GND (FIXED)	C106	VCC_12V	D106	VCC_12V
C52	PEG_RX0+	D52	PEG_TX0+	C107	VCC_12V	D107	VCC_12V
C53	PEG_RX0-	D53	PEG_TX0-	C108	VCC_12V	D108	VCC_12V
C54	TYPE0# <sup>1</sup>	D54	PEG_LANE_RV#	C109	VCC_12V	D109	VCC_12V
C55	PEG_RX1+	D55	PEG_TX1+	C110	GND (FIXED)	D110	GND (FIXED)



- 1. Not connected
- 2. Not supported
- <sup>3.</sup> Bootstrap signals



Table 15 PCI Express Signal Descriptions (General Purpose)

Signal	Pin #	Description	I/O	PU/PD	Comment
PCIE_RX0+ PCIE_RX0-	B68 B69	PCI Express channel 0, Receive Input differential pair	I PCIE		
PCIE_TX0+ PCIE_TX0-	A68 A69	PCI Express channel 0, Transmit Output differential pair	O PCIE		
PCIE_RX1+ PCIE_RX1-	B64 B65	PCI Express channel 1, Receive Input differential pair	I PCIE		
PCIE_TX1+ PCIE_TX1-	A64 A65	PCI Express channel 1, Transmit Output differential pair	O PCIE		
PCIE_RX2+ PCIE_RX2-	B61 B62	PCI Express channel 2, Receive Input differential pair	I PCIE		
PCIE_TX2+ PCIE_TX2-	A61 A62	PCI Express channel 2, Transmit Output differential pair	O PCIE		
PCIE_RX3+ PCIE_RX3-	B58 B59	PCI Express channel 3, Receive Input differential pair	I PCIE		
PCIE_TX3+ PCIE_TX3-	A58 A59	PCI Express channel 3, Transmit Output differential pair	O PCIE		
PCIE_RX4+ PCIE_RX4-	B55 B56	PCI Express channel 4, Receive Input differential pair	I PCIE		
PCIE_TX4+ PCIE_TX4-	A55 A56	PCI Express channel 4, Transmit Output differential pair	O PCIE		
PCIE_RX5+ PCIE_RX5-	B52 B53	PCI Express channel 5, Receive Input differential pair	I PCIE		Shared with SATA port 1 and configurable via the BIOS setup menu
PCIE_TX5+ PCIE_TX5-	A52 A53	PCI Express channel 5, Transmit Output differential pair	O PCIE		
PCIE_RX6+ PCIE_RX6-	C19 C20	PCI Express channel 6, Receive Input differential pair	I PCIE		Shared with SATA port 0 and configurable via the BIOS setup menu
PCIE_TX6+ PCIE_TX6-	D19 D20	PCI Express channel 6, Transmit Output differential pair	O PCIE		
PCIE_RX7+ PCIE_RX7-	C22 C23	PCI Express channel 7, Receive Input differential pair	I PCIE		Shared with USB 3.2 Gen 1x2, port 3 and configurable via the BIOS setup menu
PCIE_TX7+ PCIE_TX7-	D22 D23	PCI Express channel 7, Transmit Output differential pair	O PCIE		
PCIE_CLK_REF+ PCIE_CLK_REF-	A88 A89	PCI Express Reference Clock output for all PCI Express and PCI Express Graphics Lanes	O PCIE		A PCI Express Gen2/3 compliant clock buffer chip must be used on the carrier board if the design involves more than one PCI Express device.



The default BIOS setting for the shared ports is PCIe.



Table 16 PCI Express Signal Descriptions (x16 Graphics)

FEG_RX0+	Signal	Pin #	Description	I/O	PU/PD	Comment
PEG_TX0-  D52	PEG_RX0+				I PCIE	PCI Express Gen 3
PEG_TXD-	PEG_RX0-	C53	Note: Can also be used as PCI Express differential pairs 16			
FEG_RX1+	PEG_TX0+	D52			O PCIE	
PEG_RX1-         C56         Note: Can also be used as PCI Express differential pairs 17         O PCIE           PEG_RX2-         CS8         PCI Express Graphics differential pairs 2         I PCIE           PEG_RX2-         CS9         Note: Can also be used as PCI Express differential pairs 18         O PCIE           PEG_RX2-         D58         O PCIE         D68           PEG_RX3-         C51         PCI Express Graphics differential pairs 3         I PCIE           PEG_RX3-         C62         Note: Can also be used as PCI Express differential pairs 19         O PCIE           PEG_RX3-         D61         PCI Express Graphics differential pairs 29         O PCIE           PEG_RX4-         C65         PCI Express Graphics differential pairs 20         D PCIE           PEG_RX4-         D66         PCI Express Graphics differential pairs 20         O PCIE           PEG_RX4-         D66         PCI Express Graphics differential pairs 5         I PCIE           PEG_RX5-         C68         PCI Express Graphics differential pairs 21         O PCIE           PEG_RX6-         C71         PCI Express Graphics differential pairs 22         O PCIE           PEG_RX6-         D71         PCI Express Graphics differential pairs 23         I PCIE           PEG_RX7-         C75         PCI Express Graph	PEG_TX0-	D53				
PEG_TX1-	PEG_RX1+				I PCIE	
PEG_TX1-   D56   PCI Express Graphics differential pairs 2   I PCIE	PEG_RX1-	C56	Note: Can also be used as PCI Express differential pairs 17			
FEG_RX2+	PEG_TX1+	D55			O PCIE	
PEG_RX2+         C59         Note: Can also be used as PCI Express differential pairs 18         O PCIE           PEG_TX2+         D58         PCIExpress Graphics differential pairs 3         I PCIE           PEG_RX3+         C61         PCI Express Graphics differential pairs 19         O PCIE           PEG_RX3+         D61         Note: Can also be used as PCI Express differential pairs 19         O PCIE           PEG_RX4-         C65         PCI Express Graphics differential pairs 20         I PCIE         Not connected           PEG_RX4-         C66         Note: Can also be used as PCI Express differential pairs 20         O PCIE         PCIExpress Graphics differential pairs 20           PEG_RX5-         C68         PCI Express Graphics differential pairs 5         I PCIE         I PCIE           PEG_RX5-         C68         PCI Express Graphics differential pairs 21         O PCIE         O PCIE           PEG_RX6-         D69         Note: Can also be used as PCI Express differential pairs 21         O PCIE         I PCIE           PEG_RX6-         C72         Note: Can also be used as PCI Express differential pairs 22         I PCIE         O PCIE           PEG_RX7-         D75         PCI Express Graphics differential pairs 7         I PCIE         I PCIE           PEG_RX7-         D75         PCI Express Graphics differential p	PEG_TX1-	D56				
PEG_TX2+	PEG_RX2+	C58	PCI Express Graphics differential pairs 2		I PCIE	
PEG_TX2-         D59           PEG_RX3-         C61         PCI Express Graphics differential pairs 3         I PCIE           PEG_TX3-         C62         Note: Can also be used as PCI Express differential pairs 19         O PCIE           PEG_TX3-         D62         PCI Express Graphics differential pairs 4         I PCIE         Not connected           PEG_RX4-         C65         PCI Express Graphics differential pairs 20         O PCIE         Note: Can also be used as PCI Express differential pairs 20           PEG_RX4-         D66         PCI Express Graphics differential pairs 5         I PCIE         Note: Can also be used as PCI Express differential pairs 21           PEG_RX5-         C69         PCI Express Graphics differential pairs 21         O PCIE           PEG_TX5-         D68         Note: Can also be used as PCI Express differential pairs 21         I PCIE           PEG_TX6-         D69         Note: Can also be used as PCI Express differential pairs 22         I PCIE           PEG_TX6-         D71         PCIE Express Graphics differential pairs 22         O PCIE           PEG_TX7-         D75         Note: Can also be used as PCI Express differential pairs 23         I PCIE           PEG_TX7-         D75         Note: Can also be used as PCI Express differential pairs 24         I PCIE           PEG_RX8-         C79	PEG_RX2-	C59	Note: Can also be used as PCI Express differential pairs 18			
PEG_RX3+	PEG_TX2+	D58			O PCIE	
PEG_RX3-         C62         Note: Can also be used as PCI Express differential pairs 19           PEG_RX3-         D62           PEG_RX4-         C65         PCI Express Graphics differential pairs 4         I PCIE         Not connected           PEG_RX4-         C65         PCI Express Graphics differential pairs 20         O PCIE         Not connected           PEG_RX5-         C66         PCI Express Graphics differential pairs 20         O PCIE         Not connected           PEG_RX5-         C66         PCI Express Graphics differential pairs 20         I PCIE         Not connected           PEG_RX5-         C66         PCI Express Graphics differential pairs 20         I PCIE         Not connected           PEG_RX5-         C69         Note: Can also be used as PCI Express differential pairs 21         I PCIE         Note: Can also be used as PCI Express differential pairs 21           PEG_RX6-         C72         PCI Express Graphics differential pairs 22         I PCIE         Note: Can also be used as PCI Express differential pairs 23         I PCIE           PEG_RX7-         D74         PCI Express Graphics differential pairs 3         I PCIE           PEG_RX8-         C78         PCI Express Graphics differential pairs 24         I PCIE           PEG_RX8-         C79         PCI Express Graphics differential pairs 9         I PCIE <td></td> <td>D59</td> <td></td> <td></td> <td></td> <td></td>		D59				
PEG_RX3-         C62         Note: Can also be used as PCI Express differential pairs 19           PEG_RX3-         D62           PEG_RX4-         C65         PCI Express Graphics differential pairs 4         I PCIE         Not connected           PEG_RX4-         C65         PCI Express Graphics differential pairs 20         O PCIE         Not connected           PEG_RX5-         C66         PCI Express Graphics differential pairs 20         O PCIE         Not connected           PEG_RX5-         C66         PCI Express Graphics differential pairs 20         I PCIE         Not connected           PEG_RX5-         C66         PCI Express Graphics differential pairs 20         I PCIE         Not connected           PEG_RX5-         C69         Note: Can also be used as PCI Express differential pairs 21         I PCIE         Note: Can also be used as PCI Express differential pairs 21           PEG_RX6-         C72         PCI Express Graphics differential pairs 22         I PCIE         Note: Can also be used as PCI Express differential pairs 23         I PCIE           PEG_RX7-         D74         PCI Express Graphics differential pairs 3         I PCIE           PEG_RX8-         C78         PCI Express Graphics differential pairs 24         I PCIE           PEG_RX8-         C79         PCI Express Graphics differential pairs 9         I PCIE <td>PEG RX3+</td> <td>C61</td> <td>PCI Express Graphics differential pairs 3</td> <td></td> <td>I PCIE</td> <td></td>	PEG RX3+	C61	PCI Express Graphics differential pairs 3		I PCIE	
PEG_TX3+						
PEG_TX3-         D62         PCI Express Graphics differential pairs 4         Note: Can also be used as PCI Express differential pairs 20         I PCIE         Not connected           PEG_TX4-         D65         PCI Express Graphics differential pairs 20         O PCIE         O PCIE           PEG_TX4-         D66         PCI Express Graphics differential pairs 5         I PCIE         I PCIE           PEG_RX5-         C69         PCI Express Graphics differential pairs 21         O PCIE           PEG_TX5-         D69         PCI Express Graphics differential pairs 21         O PCIE           PEG_RX6-         C71         PCI Express Graphics differential pairs 22         I PCIE           PEG_RX6-         C72         PCI Express Graphics differential pairs 22         O PCIE           PEG_RX7-         C75         PCI Express Graphics differential pairs 23         I PCIE           PEG_RX7-         D75         PCI Express Graphics differential pairs 24         O PCIE           PEG_RX8+         C78         PCI Express Graphics differential pairs 8         I PCIE           PEG_RX8-         C79         Note: Can also be used as PCI Express differential pairs 24         O PCIE           PEG_RX8+         C81         PCI Express Graphics differential pairs 9         O PCIE           PEG_RX9+         C81         PCI Exp		D61			O PCIE	
PEG_RX4- C66 Note: Can also be used as PCI Express differential pairs 20 PEG_TX4+ D65 PEG_RX5+ C68 PCI Express Graphics differential pairs 5 PEG_RX5- C69 Note: Can also be used as PCI Express differential pairs 21 PEG_TX5- D68 PEG_RX5- C79 PCI Express Graphics differential pairs 21 PEG_RX6- C71 PCI Express Graphics differential pairs 6 PEG_RX6- C72 PEG_TX6- D71 PEG_RX6- D72 PEG_RX7- D75 PEG_RX7- C75 Note: Can also be used as PCI Express differential pairs 23 PEG_TX7- D75 PEG_RX7- D75 PEG_RX8- C78 PCI Express Graphics differential pairs 8 PEG_RX8- C79 Note: Can also be used as PCI Express differential pairs 24 PEG_TX8- D79 PEG_RX8- D79 PEG_RX9- C82 PCI Express Graphics differential pairs 9 PEG_RX9- C82 Note: Can also be used as PCI Express differential pairs 25 PCI Express Graphics differential pairs 9 PCI Express Graphics differential pairs 25 PCI Express differential pairs 25 PCI Express Graphics differential pairs 25 PCI Express						
PEG_RX4- C66 Note: Can also be used as PCI Express differential pairs 20 PEG_TX4+ D65 PEG_RX5+ C68 PCI Express Graphics differential pairs 5 PEG_RX5- C69 Note: Can also be used as PCI Express differential pairs 21 PEG_TX5- D68 PEG_RX5- C79 PCI Express Graphics differential pairs 21 PEG_RX6- C71 PCI Express Graphics differential pairs 6 PEG_RX6- C72 PEG_TX6- D71 PEG_RX6- D72 PEG_RX7- D75 PEG_RX7- C75 Note: Can also be used as PCI Express differential pairs 23 PEG_TX7- D75 PEG_RX7- D75 PEG_RX8- C78 PCI Express Graphics differential pairs 8 PEG_RX8- C79 Note: Can also be used as PCI Express differential pairs 24 PEG_TX8- D79 PEG_RX8- D79 PEG_RX9- C82 PCI Express Graphics differential pairs 9 PEG_RX9- C82 Note: Can also be used as PCI Express differential pairs 25 PCI Express Graphics differential pairs 9 PCI Express Graphics differential pairs 25 PCI Express differential pairs 25 PCI Express Graphics differential pairs 25 PCI Express	PEG RX4+	C65	PCI Express Graphics differential pairs 4		I PCIE	Not connected
PEG_TX4+         D65 PEG_RX5-         D66         PCI Express Graphics differential pairs 5         I PCIE           PEG_RX5-         C69 PEG_RX5-         C69 Note: Can also be used as PCI Express differential pairs 21         O PCIE           PEG_TX5-         D68 PEG_TX5-         D69 D69         D69           PEG_RX6-         C71 PCI Express Graphics differential pairs 6         D70           PEG_RX6-         C72 Note: Can also be used as PCI Express differential pairs 22         D PCIE           PEG_RX6-         D72         PCI Express Graphics differential pairs 7         D PCIE           PEG_RX7-         C75         Note: Can also be used as PCI Express differential pairs 23         D PCIE           PEG_RX7-         D75         Note: Can also be used as PCI Express differential pairs 8         D PCIE           PEG_RX8-         C79         PCI Express Graphics differential pairs 8         I PCIE           PEG_RX8-         C79         Note: Can also be used as PCI Express differential pairs 24         O PCIE           PEG_RX9-         C81         PCI Express Graphics differential pairs 9         D PCIE           PEG_RX9-         C82         Note: Can also be used as PCI Express differential pairs 25         O PCIE						
PEG_TX4-         D66         PCI Express Graphics differential pairs 5         I PCIE           PEG_RX5-         C69         Note: Can also be used as PCI Express differential pairs 21         O PCIE           PEG_TX5-         D68         O PCIE           PEG_RX5-         D69         PCI Express Graphics differential pairs 21           PEG_RX6-         C71         PCI Express Graphics differential pairs 6         I PCIE           PEG_RX6-         C72         Note: Can also be used as PCI Express differential pairs 22         O PCIE           PEG_RX7-         C75         PCI Express Graphics differential pairs 7         I PCIE           PEG_RX7-         C75         Note: Can also be used as PCI Express differential pairs 23         O PCIE           PEG_RX7-         D75         PCI Express Graphics differential pairs 8         O PCIE           PEG_RX8-         C79         Note: Can also be used as PCI Express differential pairs 24         O PCIE           PEG_TX8-         D79         PCI Express Graphics differential pairs 9         O PCIE           PEG_RX9-         C81         PCI Express Graphics differential pairs 9         Note: Can also be used as PCI Express differential pairs 25           PEG_TX9+         D81         O PCIE         O PCIE					O PCIE	
PEG_RX5+ C68 PCI Express Graphics differential pairs 5 Note: Can also be used as PCI Express differential pairs 21 O PCIE PEG_TX5+ D69 PCI Express Graphics differential pairs 6 PCI Express Graphics differential pairs 6 PCI Express differential pairs 22 PCI Express Graphics differential pairs 23 PCI Express Graphics differential pairs 24 PCI Express Graphics differential pairs 8 PCI Express Graphics differential pairs 24 PCI Express Graphics differential pairs 25 PCI Express differential PC						
PEG_RX5- C69 Note: Can also be used as PCI Express differential pairs 21  PEG_TX5+ D68 PEG_TX5- D69  PEG_RX6+ C71 PCI Express Graphics differential pairs 6  PEG_RX6- C72 Note: Can also be used as PCI Express differential pairs 22  PEG_TX6+ D71 PCI Express Graphics differential pairs 22  PEG_TX6- D72 PCI Express Graphics differential pairs 7  PEG_RX7+ C74 PCI Express Graphics differential pairs 7  PEG_RX7- C75 Note: Can also be used as PCI Express differential pairs 23  PEG_TX7- D75 PCI Express Graphics differential pairs 8  PEG_RX8- C79 PCI Express Graphics differential pairs 24  PEG_TX8- D79  PEG_TX8- D79  PEG_RX9- C81 PCI Express Graphics differential pairs 9  PCI Express Graphics differential pairs 9  PCI Express Graphics differential pairs 9  PCI Express Graphics differential pairs 25			PCI Express Graphics differential pairs 5		I PCIE	
PEG_TX5+ D68 PEG_TX5- D69 PEG_RX6+ C71 PEG_RX6- C72 PEG_TX6+ D71 PEG_TX6- D72 PEG_TX6- D72 PEG_TX7- D75 PEG_TX7- D75 PEG_TX7- D75 PEG_RX8- C79 PEG_TX8+ C78 PEG_RX8- C79 PEG_TX8+ D78 PEG_TX8- D79 PEG_RX7- C81 PCI Express Graphics differential pairs 2  O PCIE  PCI Express Graphics differential pairs 23  O PCIE  PEG_TX7- D75 PEG_TX7- D75 PEG_TX8- C79 PCI Express Graphics differential pairs 8 PEG_TX8- D79 PEG_TX8- D79 PEG_TX8- D79 PEG_TX8- D79 PEG_RX9- C81 PCI Express Graphics differential pairs 9 Note: Can also be used as PCI Express differential pairs 25 PEG_TX9+ D81  O PCIE						
PEG_RX6+ C71 PCI Express Graphics differential pairs 6 PEG_RX6- C72 Note: Can also be used as PCI Express differential pairs 22 PEG_TX6+ D71 PCI Express Graphics differential pairs 22 PEG_TX6+ D72 PCI Express Graphics differential pairs 7 PEG_RX7- C75 Note: Can also be used as PCI Express differential pairs 23 PEG_TX7- D75 PCI Express Graphics differential pairs 8 PEG_TX7- D75 PCI Express Graphics differential pairs 8 PEG_RX8+ C78 PCI Express Graphics differential pairs 8 PEG_TX8+ D78 PCI Express Graphics differential pairs 24 PEG_TX8- D79 PEG_TX8- D79 PEG_RX9+ C81 PCI Express Graphics differential pairs 9 Note: Can also be used as PCI Express differential pairs 25 PEG_TX9+ D81 PCI Express Graphics differential pairs 9 Note: Can also be used as PCI Express differential pairs 25 PCI Express Graphics differential pairs 25			<u>'</u>		O PCIE	
PEG_RX6+ C71 PCI Express Graphics differential pairs 6 PEG_RX6- C72 Note: Can also be used as PCI Express differential pairs 22 PEG_TX6+ D71 PEG_TX6- D72 PEG_RX7- C75 PCI Express Graphics differential pairs 7 PEG_RX7- C75 Note: Can also be used as PCI Express differential pairs 23 PEG_TX7- D75 PEG_TX7- D75 PEG_RX8- C78 PCI Express Graphics differential pairs 8 PEG_RX8- C79 Note: Can also be used as PCI Express differential pairs 24 PEG_TX8+ D78 PEG_TX8- D79 PEG_RX8- C79 Note: Can also be used as PCI Express differential pairs 24 PEG_RX8- C79 Note: Can also be used as PCI Express differential pairs 24 PEG_RX8- C79 Note: Can also be used as PCI Express differential pairs 24 PEG_TX8- D79 PEG_RX9+ C81 PCI Express Graphics differential pairs 9 PEG_RX9- C82 Note: Can also be used as PCI Express differential pairs 25 PEG_TX9+ D81  O PCIE						
PEG_RX6-C72Note: Can also be used as PCI Express differential pairs 22PEG_TX6+D71O PCIEPEG_RX7-D72PCI Express Graphics differential pairs 7PEG_RX7-C75Note: Can also be used as PCI Express differential pairs 23PEG_TX7-D75O PCIEPEG_RX8-C78PCI Express Graphics differential pairs 8I PCIEPEG_RX8-C79Note: Can also be used as PCI Express differential pairs 24PEG_TX8-D78O PCIEPEG_TX8-D79O PCIEPEG_RX9+C81PCI Express Graphics differential pairs 9PEG_RX9-C82Note: Can also be used as PCI Express differential pairs 25PEG_TX9+D81O PCIE			PCI Express Graphics differential pairs 6		I PCIF	
PEG_TX6+         D71           PEG_TX6-         D72           PEG_RX7+         C74         PCI Express Graphics differential pairs 7           PEG_RX7-         C75         Note: Can also be used as PCI Express differential pairs 23           PEG_TX7+         D74           PEG_TX7-         D75           PEG_RX8+         C78         PCI Express Graphics differential pairs 8           PEG_RX8-         C79         Note: Can also be used as PCI Express differential pairs 24           PEG_TX8+         D78         O PCIE           PEG_TX8-         D79         O PCIE           PEG_RX9+         C81         PCI Express Graphics differential pairs 9           PEG_RX9-         C82         Note: Can also be used as PCI Express differential pairs 25           PEG_TX9+         D81         O PCIE			Note: Can also be used as PCI Express differential pairs 22		1	
PEG_TX6-         D72           PEG_RX7+         C74         PCI Express Graphics differential pairs 7           PEG_RX7-         C75         Note: Can also be used as PCI Express differential pairs 23           PEG_TX7+         D74         O PCIE           PEG_TX7-         D75         PCI Express Graphics differential pairs 8           PEG_RX8-         C79         Note: Can also be used as PCI Express differential pairs 24           PEG_TX8+         D78         O PCIE           PEG_TX8-         D79         O PCIE           PEG_RX9+         C81         PCI Express Graphics differential pairs 9           PEG_RX9-         C82         Note: Can also be used as PCI Express differential pairs 25           PEG_TX9+         D81         O PCIE		_	<u> </u>		O PCIE	
PEG_RX7+ C74 PCI Express Graphics differential pairs 7 PEG_RX7- C75 Note: Can also be used as PCI Express differential pairs 23  PEG_TX7+ D74 PEG_TX7- D75 PEG_RX8+ C78 PCI Express Graphics differential pairs 8 PEG_RX8- C79 Note: Can also be used as PCI Express differential pairs 24  PEG_TX8+ D78 PEG_TX8- D79 PEG_RX9+ C81 PCI Express Graphics differential pairs 9 PEG_RX9- C82 Note: Can also be used as PCI Express differential pairs 25  PEG_TX9+ D81  I PCIE O PCIE PCIE PCIE PCIE PCIE PCIE PCIE PCIE					0 . 0.2	
PEG_RX7- C75 Note: Can also be used as PCI Express differential pairs 23  PEG_TX7+ D74  O PCIE  PEG_TX7- D75			PCI Express Graphics differential pairs 7		I PCIF	
PEG_TX7+ D75 PEG_RX8+ C78 PCI Express Graphics differential pairs 8 PEG_RX8- C79 Note: Can also be used as PCI Express differential pairs 24  PEG_TX8+ D78 PEG_TX8- D79 PEG_RX9+ C81 PCI Express Graphics differential pairs 9 PEG_RX9- C82 Note: Can also be used as PCI Express differential pairs 25  PEG_TX9+ D81  O PCIE  I PCIE  O PCIE  O PCIE					1	
PEG_TX7-D75Image: Control of the period of the perio			<u> </u>		O PCIF	
PEG_RX8+ C78 PCI Express Graphics differential pairs 8 PEG_RX8- C79 Note: Can also be used as PCI Express differential pairs 24  PEG_TX8+ D78 PEG_TX8- D79 PEG_RX9+ C81 PCI Express Graphics differential pairs 9 PEG_RX9- C82 Note: Can also be used as PCI Express differential pairs 25  PEG_TX9+ D81  I PCIE  I PCIE  O PCIE  O PCIE					0 1 012	
PEG_RX8- C79 Note: Can also be used as PCI Express differential pairs 24  PEG_TX8+ D78 PEG_TX8- D79  PEG_RX9+ C81 PCI Express Graphics differential pairs 9 PEG_RX9- C82 Note: Can also be used as PCI Express differential pairs 25  PEG_TX9+ D81  O PCIE			PCI Express Graphics differential pairs 8		I PCIF	
PEG_TX8+ D78 PEG_TX8- D79  PEG_RX9+ C81 PCI Express Graphics differential pairs 9 PEG_RX9- C82 Note: Can also be used as PCI Express differential pairs 25  PEG_TX9+ D81  O PCIE  O PCIE			Note: Can also be used as PCI Express differential pairs 24		1.7 5.2	
PEG_TX8-       D79         PEG_RX9+       C81       PCI Express Graphics differential pairs 9         PEG_RX9-       C82       Note: Can also be used as PCI Express differential pairs 25         PEG_TX9+       D81     O PCIE					O PCIF	
PEG_RX9+ C81 PCI Express Graphics differential pairs 9 PEG_RX9- C82 Note: Can also be used as PCI Express differential pairs 25 PEG_TX9+ D81 O PCIE						
PEG_RX9- C82 Note: Can also be used as PCI Express differential pairs 25 PEG_TX9+ D81 O PCIE			PCI Express Graphics differential pairs 9		I PCIE	
PEG_TX9+ D81 O PCIE						
		_			O PCIF	
	PEG_TX9-	D82				



Signal	Pin #	Description	I/O	PU/PD	Comment
PEG_RX10+	C85	PCI Express Graphics differential pairs 10		I PCIE	Not connected
PEG_RX10-	C86	Note: Can also be used as PCI Express differential pairs 26			
PEG_TX10+	D85			O PCIE	
PEG_TX10-	D86				
PEG_RX11+	C88	PCI Express Graphics differential pairs 11		I PCIE	
PEG_RX11-	C89	Note: Can also be used as PCI Express differential pairs 27			
PEG_TX11+	D88			O PCIE	
PEG_TX11-	D89				
PEG_RX12+	C91	PCI Express Graphics differential pairs 12		I PCIE	
PEG_RX12-	C92	Note: Can also be used as PCI Express differential pairs 28			
PEG_TX12+	D91			O PCIE	
PEG_TX12-	D92				
PEG_RX13+	C94	PCI Express Graphics differential pairs 13		I PCIE	
PEG_RX13-	C95	Note: Can also be used as PCI Express differential pairs 29			
PEG_TX13+	D94			O PCIE	
PEG_TX13-	D95				
PEG_RX14+	C98	PCI Express Graphics differential pairs 14		I PCIE	
PEG_RX14-	C99	Note: Can also be used as PCI Express differential pairs 30			
PEG_TX14+	D98			O PCIE	
PEG_TX14-	D99				
PEG_RX15+	C101	PCI Express Graphics differential pairs 15		I PCIE	
PEG_RX15-	C102	Note: Can also be used as PCI Express differential pairs 31			
PEG_TX15+	D101			O PCIE	
PEG_TX15-	D102				
PEG_LANE_RV#	D54	PCI Express Graphics lane reversal input strap. Pull low on the carrier board to reverse lane order.	I		Not supported



The conga-TC570r supports only PEG ports 0-3.

52/73

Table 17 DDI Signal Description

Signal	Pin #	Description	I/O	PU/PD	Comment
DDI1_PAIR0+	D26	Multiplexed with DP1_LANE0+ and TMDS1_DATA2+	O PCIE		
DDI1_PAIR0-	D27	Multiplexed with DP1_LANE0- and TMDS1_DATA2-			
DDI1_PAIR1+	D29	Multiplexed with DP1_LANE1+ and TMDS1_DATA1+	O PCIE		
DDI1_PAIR1-	D30	Multiplexed with DP1_LANE1- and TMDS1_DATA1-			
DDI1_PAIR2+	D32	Multiplexed with DP1_LANE2+ and TMDS1_DATA0+	O PCIE		
DDI1_PAIR2-	D33	Multiplexed with DP1_LANE2- and TMDS1_DATA0-			
DDI1_PAIR3+	D36	Multiplexed with DP1_LANE3+ and TMDS1_CLK+	O PCIE		
DDI1_PAIR3-	D37	Multiplexed with DP1_LANE3- and TMDS1_CLK-			
DDI1_PAIR4+	C25	Digital Display Interface 1, differential pair 4			Not connected
DDI1_PAIR4-	C26				
DDI1_PAIR5+	C29	Digital Display Interface 1, differential pair 5			Not connected
DDI1_PAIR5-	C30				
DDI1_PAIR6+	C15	Digital Display Interface 1, differential pair 6			Not connected
DDI1_PAIR6-	C16				
DDI1_HPD	C24	Multiplexed with DP1_HPD and HDMI1_HPD	I 3.3 V	PD 1 MΩ	
DDI1_CTRLCLK_AUX+	D15	Multiplexed with DP1_AUX+ and HMDI1_CTRLCLK		PD 100 kΩ	
		DP AUX+ function if DDI1_DDC_AUX_SEL is no connect	I/O PCIE		
		HDMI/DVI I2C CTRLCLK if DDI1_DDC_AUX_SEL is pulled high	I/O OD 3.3 V		
DDI1_CTRLDATA_AUX-1	D16	Multiplexed with DP1_AUX- and HDMI1_CTRLDATA		PU 100 kΩ	Bootstrap signal (see note below).
		DP AUX- function if DDI1_DDC_AUX_SEL is no connect	I/O PCIE	3.3V	DDI enable strap is already
		HDMI/DVI I2C CTRLDATA if DDI1_DDC_AUX_SEL is pulled high	I/O OD 3.3 V		populated.
DDI1_DDC_AUX_SEL	D34	Selects the function of DDI1_CTRLCLK_AUX+ and DDI1_CTRLDATA_AUX	I 3.3 V	PD 1 MΩ	
		This pin shall have a IM pull-down to logic ground on the module. If this			
		input is floating, the AUX pair is used for the DP AUX+/- signals. If pulled-			
- DDIO DAIDO	D 00	high, the AUX pair contains the CTRLCLK and CTRLDATA signals.	0.0015		
DDI2_PAIR0+	D39	Multiplexed with DP2_LANE0+ and TMDS2_DATA2+	O PCIE		
DDI2_PAIR0-	D40	Multiplexed with DP2_LANE0- and TMDS2_DATA2-	O DOLE		
DDI2_PAIR1+ DDI2_PAIR1-	D42 D43	Multiplexed with DP2_LANE1+ and TMDS2_DATA1+ Multiplexed with DP2_LANE1- and TMDS2_DATA1-	O PCIE		
		· ·	O DOLE		
DDI2_PAIR2+	D46 D47	Multiplexed with DP2_LANE2+ and TMDS2_DATA0+	O PCIE		
DDI2_PAIR2-		Multiplexed with DP2_LANE2- and TMDS2_DATA0-	O DOLE		
DDI2_PAIR3+ DDI2_PAIR3-	D49 D50	Multiplexed with DP2_LANE3+ and TMDS2_CLK+ Multiplexed with DP2_LANE3- and TMDS2_CLK-	O PCIE		
	D44		1 3.3 V	ΡD 1 ΜΩ	
DDI2_HPD		Multiplexed with DP2_HPD and HDMI2_HPD	1 3.3 V		
DDI2_CTRLCLK_AUX+	C32	Multiplexed with DP2_AUX+ and HDMI2_CTRLCLK	L/O DCIE	PD 100 kΩ	
		DP AUX+ function if DDI2_DDC_AUX_SEL is no connect HDMI/DVI I2C CTRLCLK if DDI2_DDC_AUX_SEL is pulled high	I/O PCIE I/O OD 3.3 V		
DDI2 CTDI DATA ALIV 1	C22		1/U UU 3.3 V	DLI 100 LO	De atatuare al mont for a contrata la classica
DDI2_CTRLDATA_AUX-1	C33	Multiplexed with DP2_AUX- and HDMI2_CTRLDATA DP AUX- function if DDI2_DDC_AUX_SEL is no connect	I/O PCIE	PU 100 kΩ 3.3 V	Bootstrap signal (see note below).  DDI enable strap is already
		HDMI/DVI I2C CTRLDATA if DDI2_DDC_AUX_SEL is no connect	1/O OD 3.3 V	3.3 V	populated.
		THOM://DVHZC CHREDATA II DDIZ_DDC_AON_3EL is pulled filigh	11/0 0D 3.3 V	I	[ populated.



Signal	Pin #	Description	I/O	PU/PD	Comment
DDI2_DDC_AUX_SEL	C34	Selects the function of DDI2_CTRLCLK_AUX+ and DDI2_CTRLDATA_AUX This pin shall have a 1M pull-down to logic ground on the module. If this input is floating, the AUX pair is used for the DP AUX+/- signals. If pulled-high, the AUX pair contains the CTRLCLK and CTRLDATA signals	I 3.3V	PD 1 MΩ	
DDI3_PAIR0+ DDI3_PAIR0-	C39 C40	Multiplexed with DP3_LANE0+ and TMDS3_DATA2+ Multiplexed with DP3_LANE0- and TMDS3_DATA2-	O PCIE		
DDI3_PAIR1+ DDI3_PAIR1-	C42 C43	Multiplexed with DP3_LANE1+ and TMDS3_DATA1+ Multiplexed with DP3_LANE1- and TMDS3_DATA1-	O PCIE		
DDI3_PAIR2+ DDI3_PAIR2-	C46 C47	Multiplexed with DP3_LANE2+ and TMDS3_DATA0+ Multiplexed with DP3_LANE2- and TMDS3_DATA0-	O PCIE		
DDI3_PAIR3+ DDI3_PAIR3-	C49 C50	Multiplexed with DP3_LANE3+ and TMDS3_CLK+ Multiplexed with DP3_LANE3- and TMDS3_CLK-	O PCIE		
DDI3_HPD	C44	Multiplexed with DP3_HPD and HDMI3_HPD	I 3.3 V	PD 1 MΩ	
DDI3_CTRLCLK_AUX+	C36	Multiplexed with DP3_AUX+ and HDMI3_CTRLCLK DP AUX+ function if DDI3_DDC_AUX_SEL is no connect HDMI/DVI I2C CTRLCLK if DDI3_DDC_AUX_SEL is pulled high	I/O PCIE I/O OD 3.3 V	PD 100 kΩ	
DDI3_CTRLDATA_AUX- 1	C37	Multiplexed with DP3_AUX- and HDMI3_CTRLDATA DP AUX- function if DDI3_DDC_AUX_SEL is no connect HDMI/DVI I2C CTRLDATA if DDI3_DDC_AUX_SEL is pulled high	I/O PCIE I/O OD 3.3 V	PU 100 kΩ 3.3 V	Bootstrap signal (see note below). DDI enable strap is already populated.
DDI3_DDC_AUX_SEL	C38	Selects the function of DDI3_CTRLCLK_AUX+ and DDI3_CTRLDATA_AUX This pin shall have a IM pull-down to logic ground on the module. If this input is floating, the AUX pair is used for the DP AUX+/- signals. If pulled-high, the AUX pair contains the CTRLCLK and CTRLDATA signals	I 3.3 V	PD 1 MΩ	



<sup>&</sup>lt;sup>1.</sup> These signals have special functionality during the reset process. They may bootstrap some basic important functions of the module. For more information refer to section 8.2 "Bootstrap Signals".

Table 18 TMDS Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
TMDS1_CLK +	D36	TMDS Clock output differential pair	O PCIE		
TMDS1_CLK -	D37	Multiplexed with DDI1_PAIR3+ and DDI1_PAIR3-			
TMDS1_DATA0+	D32	TMDS differential pair	O PCIE		
TMDS1_DATA0-	D33	Multiplexed with DDI1_PAIR2+ and DDI1_PAIR2-			
TMDS1_DATA1+	D29	TMDS differential pair	O PCIE		
TMDS1_DATA1-	D30	Multiplexed with DDI1_PAIR1+ and DDI1_PAIR1-			
TMDS1_DATA2+	D26	TMDS differential pair	O PCIE		
TMDS1_DATA2-	D27	Multiplexed with DDI1_PAIR0+ and DDI1_PAIR0-			



Signal	Pin #	Description	I/O	PU/PD	Comment
HDMI1_HPD	C24	TMDS Hot-plug detect	I PCIE	PD 1 MΩ	
		Multiplexed with DDI1_HPD			
HDMI1_CTRLCLK	D15	TMDS I <sup>2</sup> C Control Clock	I/O OD 3.3 V	PD 100 kΩ	
		Multiplexed with DDI1_CTRLCLK_AUX+			
HDMI1_CTRLDATA 1	D16	TMDS I <sup>2</sup> C Control Data	I/O OD 3.3 V	PU 100 kΩ	Bootstrap signal (see note below)
		Multiplexed with DDI1_CTRLDATA_AUX-		3.3 V	Enable strap is already populated.
TMDS2_CLK +	D49	TMDS Clock output differential pair	O PCIE		
TMDS2_CLK -	D50	Multiplexed with DDI2_PAIR3+ and DDI2_PAIR3-			
TMDS2_DATA0+	D46	TMDS differential pair	O PCIE		
TMDS2_DATA0-	D47	Multiplexed with DDI2_PAIR2+ and DDI2_PAIR2-			
TMDS2_DATA1+	D42	TMDS differential pair.	O PCIE		
TMDS2_DATA1-	D43	Multiplexed with DDI2_PAIR1+ and DDI2_PAIR1			
TMDS2_DATA2+	D39	TMDS differential pair.	O PCIE		
TMDS2_DATA2-	D40	Multiplexed with DDI2_PAIR0+ and DDI2_PAIR0			
HDMI2_HPD	D44	TMDS Hot-plug detect.	I PCIE	PD 1 MΩ	
		Multiplexed with DDI2_HPD			
HDMI2_CTRLCLK	C32	TMDS I <sup>2</sup> C Control Clock	I/O OD 3.3 V	PD 100 kΩ	
		Multiplexed with DDI2_CTRLCLK_AUX+			
HDM12_CTRLDATA 1	C33	TMDS I <sup>2</sup> C Control Data	I/O OD 3.3 V	PU 100 kΩ	Bootstrap signal (see note below)
		Multiplexed with DDI2_CTRLDATA_AUX-		3.3 V	Enable strap is already populated.
TMDS3_CLK +	C49	TMDS Clock output differential pair	O PCIE		
TMDS3_CLK -	C50	Multiplexed with DDI3_PAIR3+ and DDI3_PAIR3-			
TMDS3_DATA0+	C46	TMDS differential pair	O PCIE		
TMDS3_DATA0-	C47	Multiplexed with DDI3_PAIR2+ and DDI3_PAIR2-			
TMDS3_DATA1+	C42	TMDS differential pair	O PCIE		
TMDS3_DATA1-	C43	Multiplexed with DDI3_PAIR1+ and DDI3_PAIR1-			
TMDS3_DATA2+	C39	TMDS differential pair	O PCIE		
TMDS3_DATA2-	C40	Multiplexed with DDI3_PAIR0+ and DDI3_PAIR0-			
HDMI3_HPD	C44	TMDS Hot-plug detect	I PCIE	PD 1 MΩ	
		Multiplexed with DDI3_HPD			
HDMI3_CTRLCLK	C36	TMDS I <sup>2</sup> C Control Clock	I/O OD 3.3 V	PD 100 kΩ	
		Multiplexed with DDI3_CTRLCLK_AUX+			
HDMI3_CTRLDATA <sup>1</sup>	C37	TMDS I <sup>2</sup> C Control Data	I/O OD 3.3 V	PU 100 kΩ	Bootstrap signal (see note below)
		Multiplexed with DDI3_CTRLDATA_AUX-		3.3 V	Enable strap is already populated.



<sup>&</sup>lt;sup>1.</sup> These signals have special functionality during the reset process. They may bootstrap some basic important functions of the module. For more information refer to section 8.2 "Bootstrap Signals".



## Table 19 DisplayPort (DP) Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
DP1_LANE3+	D36	Uni-directional main link for the transport of isochronous streams and	O PCIE		
DP1_LANE3-	D37	secondary data			
		Multiplexed with DDI1_PAIR3+ and DDI1_PAIR3-			
DP1_LANE2+	D32	Uni-directional main link for the transport of isochronous streams and	O PCIE		
DP1_LANE2-	D33	secondary data			
DD4 LANEA	D.00	Multiplexed with DDI1_PAIR2+ and DDI1_PAIR2-	0.0015		
DP1_LANE1+	D29	Uni-directional main link for the transport of isochronous streams and	O PCIE		
DP1_LANE1-	D30	secondary data			
DD1 LANEO.	D2/	Multiplexed with DDI1_PAIR1+ and DDI1_PAIR1-	O DOIE		
DP1_LANE0+	D26	Uni-directional main link for the transport of isochronous streams and	O PCIE		
DP1_LANE0-	D27	secondary data Multiplexed with DDI1_PAIR0+ and DDI1_PAIR0-			
DP1_HPD	C24	Detection of Hot Plug / Unplug and notification of the link layer	I 3.3 V	PD 1 MΩ	
DP1_HPD	C24	Multiplexed with DDI1_HPD	1 3.3 V	LD LM()	
DP1_AUX+	D15	Half-duplex bi-directional AUX channel for services such as link configuration	I/O PCIE	PD 100 kΩ	
		or maintenance and EDID access			
DP1_AUX-1	D16	Half-duplex bi-directional AUX channel for services such as link configuration	I/O PCIE	PU 100 kΩ	Bootstrap signal (see note below)
		or maintenance and EDID access		3.3 V	DP enable strap is already populated.
DP2_LANE3+	D49	Uni-directional main link for the transport of isochronous streams and	O PCIE		
DP2_LANE3-	D50	secondary data			
		Multiplexed with DDI2_PAIR3+ and DDI2_PAIR3-			
DP2_LANE2+	D46	Uni-directional main link for the transport of isochronous streams and	O PCIE		
DP2_LANE2-	D47	secondary data			
		Multiplexed with DDI2_PAIR2+ and DDI2_PAIR2-			
DP2_LANE1+	D42	Uni-directional main link for the transport of isochronous streams and	O PCIE		
DP2_LANE1-	D43	secondary data			
		Multiplexed with DDI2_PAIR1+ and DDI2_PAIR1-			
DP2_LANE0+	D39	Uni-directional main link for the transport of isochronous streams and	O PCIE		
DP2_LANE0-	D40	secondary data			
		Multiplexed with DDI2_PAIR0+ and DDI1_PAIR0-			
DP2_HPD	D44	Detection of Hot Plug / Unplug and notification of the link layer Multiplexed with DDI2_HPD	I 3.3 V	PD 1 MΩ	
DP2_AUX+	C32	Half-duplex bi-directional AUX channel for services such as link configuration	I/O PCIE	PD 100 kΩ	
_		or maintenance and EDID access			
DP2_AUX- 1	C33	Half-duplex bi-directional AUX channel for services such as link configuration	I/O PCIE	PU 100 kΩ	Bootstrap signal (see note below)
_		or maintenance and EDID access		3.3 V	DP enable strap is already populated.
DP3_LANE3+	C49	Uni-directional main link for the transport of isochronous streams and	O PCIE		
DP3_LANE3-	C50	secondary data			
		Multiplexed with DDI3_PAIR3+ and DDI3_PAIR3-			
DP3_LANE2+	C46	Uni-directional main link for the transport of isochronous streams and	O PCIE		
DP3_LANE2-	C47	secondary data			
		Multiplexed with DDI3_PAIR2+ and DDI3_PAIR2-			



Signal	Pin #	Description	I/O	PU/PD	Comment
DP3_LANE1+	C42	Uni-directional main link for the transport of isochronous streams and	O PCIE		
DP3_LANE1-	C43	secondary data			
		Multiplexed with DDI3_PAIR1+ and DDI3_PAIR1-			
DP3_LANE0+	C39	Uni-directional main link for the transport of isochronous streams and	O PCIE		
DP3_LANE0-	C40	secondary data			
		Multiplexed with DDI3_PAIR0+ and DDI3_PAIR0-			
DP3_HPD	C44	Detection of Hot Plug / Unplug and notification of the link layer	I 3.3 V	PD 1 MΩ	
		Multiplexed with DDI3_HPD			
DP3_AUX+	C36	Half-duplex bi-directional AUX channel for services such as link configuration	I/O PCIE	PD 100 kΩ	
		or maintenance and EDID access			
DP3_AUX- 1	C37	Half-duplex bi-directional AUX channel for services such as link configuration	I/O PCIE	PU 100 kΩ	Bootstrap signal (see note below)
		or maintenance and EDID access		3.3 V	DP enable strap is already populated.



<sup>&</sup>lt;sup>1.</sup> These signals have special functionality during the reset process. They may bootstrap some basic important functions of the module. For more information refer to section 8.2 "Bootstrap Signals".

Table 20 Embedded DisplayPort Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
eDP_TX3+	A81	eDP differential pairs	AC coupled off		
eDP_TX3-	A82		module.		
eDP_TX2+	A71				
eDP_TX2-	A72				
eDP_TX1+	A73				
eDP_TX1-	A74				
eDP_TX0+	A75				
eDP_TX0-	A76				
eDP_VDD_EN	A77	eDP power enable	O 3.3 V		
eDP_BKLT_EN	B79	eDP backlight enable	O 3.3 V		
eDP_BKLT_CTRL	B83	eDP backlight brightness control	O 3.3 V		
eDP_AUX+	A83	eDP AUX+	AC coupled off		
			module		
eDP_AUX-	A84	eDP AUX-	AC coupled off		
			module		
eDP_HPD	A87	Detection of hot plug / unplug and notification of the link layer	I 3.3 V	PD 1 MΩ	



Table 21 CRT Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
VGA_RED	B89	Red for monitor; analog DAC output designed to drive a 37.5-Ohm equivalent load	O Analog	PD 150R	Commercial variants only
VGA_GRN	B91	Green for monitor; analog DAC output designed to drive a 37.5-Ohm equivalent load.	O Analog	PD 150R	
VGA_BLU	B92	Blue for monitor. Analog DAC output, designed to drive a 37.5-Ohm equivalent load	O Analog	PD 150R	
VGA_HSYNC	B93	Horizontal sync output to VGA monitor	O 3.3 V		
VGA_VSYNC	B94	Vertical sync output to VGA monitor	O 3.3 V		
VGA_I2C_CK	B95	DDC clock line (I <sup>2</sup> C port dedicated to identify VGA monitor capabilities)	I/O OD 5 V	PU 2k2 3.3 V	
VGA_I2C_DAT	B96	DDC data line	I/O OD 5 V	PU 2k2 3.3 V	



To support the VGA interface on industrial variants, you need a customized conga-TC570r variant (assembly option).

Table 22 LVDS Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
LVDS_A0+	A71	LVDS Channel A differential pairs	O LVDS		
LVDS_A0-	A72	·			
LVDS_A1+	A73				
LVDS_A1-	A74				
LVDS_A2+	A75				
LVDS_A2-	A76				
LVDS_A3+	A78				
LVDS_A3-	A79				
LVDS_A_CK+	A81	LVDS Channel A differential clock	O LVDS		
LVDS_A_CK-	A82				
LVDS_B0+	B71	LVDS Channel B differential pairs	O LVDS		
LVDS_B0-	B72				
LVDS_B1+	B73				
LVDS_B1-	B74				
LVDS_B2+	B75				
LVDS_B2-	B76				
LVDS_B3+	B77				
LVDS_B3-	B78				
LVDS_B_CK+	B81	LVDS Channel B differential clock	O LVDS		
LVDS_B_CK-	B82				
LVDS_VDD_EN	A77	LVDS panel power enable	O 3.3 V		
LVDS_BKLT_EN	B79	LVDS panel backlight enable	O 3.3 V		
LVDS_BKLT_CTRL	B83	LVDS panel backlight brightness control	O 3.3 V		
LVDS_I2C_CK	A83	DDC lines used for flat panel detection and control	+	PU 2k2 3.3 V	PU for LVDS support (default)
LVDS_I2C_DAT	A84	DDC lines used for flat panel detection and control	I/O 3.3 V	PU 2k2 3.3 V	PU for LVDS support (default)



Table 23 Serial ATA Signal Descriptions

Signal	Pin #	Description	1/0	PU/PD	Comment
SATA0_RX+	A19	Serial ATA channel 0, receive input differential pair	I SATA		Shared with PCIe lane 6
SATA0_RX-	A20				
SATA0_TX+	A16	Serial ATA channel 0, transmit output differential pair	O SATA		
SATA0_TX-	A17				
SATA1_RX+	B19	Serial ATA channel 1, receive input differential pair	I SATA		Shared with PCIe lane 5
SATA1_RX-	B20				
SATA1_TX+	B16	Serial ATA channel 1, transmit output differential pair	O SATA		
SATA1_TX-	B17				
SATA2_RX+	A25	Serial ATA channel 2, receive input differential pair	I SATA		Not connected
SATA2_RX-	A26				
SATA2_TX+	A22	Serial ATA channel 2, transmit output differential pair	O SATA		
SATA2_TX-	A23				
SATA3_RX+	B25	Serial ATA channel 3, receive input differential pair	I SATA		Not connected
SATA3_RX-	B26				
SATA3_TX+	B22	Serial ATA channel 3, transmit output differential pair	O SATA		
SATA3_TX-	B23				
(S)ATA_ACT#	A28	Seial ATA activity indicator, active low	I/O 3.3 V		

Table 24 USB 2.0 Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
USB0+	A46	USB Port 0, data + or D+	1/0		
USB0-	A45	USB Port 0, data - or D-	1/0		
USB1+	B46	USB Port 1, data + or D+	1/0		
USB1-	B45	USB Port 1, data - or D-	1/0		
USB2+	A43	USB Port 2, data + or D+	1/0		
USB2-	A42	USB Port 2, data - or D-	1/0		
USB3+	B43	USB Port 3, data + or D+	1/0		
USB3-	B42	USB Port 3, data - or D-	1/0		
USB4+	A40	USB Port 4, data + or D+	1/0		
USB4-	A39	USB Port 4, data - or D-	1/0		
USB5+	B40	USB Port 5, data + or D+	1/0		
USB5-	B39	USB Port 5, data - or D-	1/0		
USB6+	A37	USB Port 6, data + or D+	1/0		
USB6-	A36	USB Port 6, data - or D-	I/O		
USB7+	B37	USB Port 7, data + or D+	1/0		
USB7-	B36	USB Port 7, data - or D-	I/O		



Signal	Pin #	Description	I/O	PU/PD	Comment
USB_0_1_OC# 1	B44	USB over-current sense, USB ports 0 and 1. A pull-up for this line shall be present on the module. An open drain driver from a USB current	1 3.3 VSB		Do not pull this line high on the carrier board
		monitor on the carrier board may drive this line low.			
USB_2_3_OC# <sup>1</sup>	A44	USB over-current sense, USB ports 2 and 3. A pull-up for this line shall be present on the module. An open drain driver from a USB current monitor on the carrier board may drive this line low.	3.3 VSB		Do not pull this line high on the carrier board
USB_4_5_OC# <sup>1</sup>		USB over-current sense, USB ports 4 and 5. A pull-up for this line shall be present on the module. An open drain driver from a USB current monitor on the carrier board may drive this line low.	3.3 VSB		Do not pull this line high on the carrier board
USB_6_7_OC# <sup>1</sup>	A38	USB over-current sense, USB ports 6 and 7. A pull-up for this line shall be present on the module. An open drain driver from a USB current monitor on the carrier board may drive this line low.	1 3.3 VSB		Do not pull this line high on the carrier board
USB0_HOST_ PRSNT	B48	Module USB client may detect the presence of a USB host on USB0. A high values indicates that a host is present.	1 3.3 VSB	PD 1 MΩ	Not Supported



<sup>&</sup>lt;sup>1</sup> These signals have special functionality during the reset process. They may bootstrap some basic important functions of the module. For more information refer to section 8.2 "Bootstrap Signals".

Table 25 USB 3.0 Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
USB_SSRX0+	C4	Additional receive signal differential pairs for the Superspeed USB data path	I		
USB_SSRX0-	C3		I		
USB_SSTX0+	D4	Additional transmit signal differential pairs for the Superspeed USB data path	0		
USB_SSTX0-	D3		0		
USB_SSRX1+	C7	Additional receive signal differential pairs for the Superspeed USB data path	I		
USB_SSRX1-	C6		I		
USB_SSTX1+	D7	Additional transmit signal differential pairs for the Superspeed USB data path			
USB_SSTX1-	D6		0		
USB_SSRX2+	C10	Additional receive signal differential pairs for the Superspeed USB data path	1		
USB_SSRX2-	C9		I		
USB_SSTX2+	D10	Additional transmit signal differential pairs for the Superspeed USB data path	0		
USB_SSTX2-	D9		0		
USB_SSRX3+	C13	Additional receive signal differential pairs for the Superspeed USB data path	1		Shared with PCIe lane 7 and configurable via the
USB_SSRX3-	C12		I		BIOS setup menu
USB_SSTX3+	D13	Additional transmit signal differential pairs for the Superspeed USB data path	0		
USB_SSTX3-	D12		0		



Table 26 Gigabit Ethernet Signal Descriptions

Gigabit Ethernet	Pin #	Description				I/O	PU/PD	Comment
GBE0_MDI0+	A13	Gigabit Etherne	t Controller 0: Media D	Dependent Interface	Differential Pairs	I/O Analog		
GBE0_MDI0-	A12		DI can operate in 1000		modes. Some pairs			
GBE0_MDI1+	A10	are unused in sc	ome modes according t	to the following:				
GBE0_MDI1-	A9		1000BASE-T	100BASE-TX	10BASE-T			
GBE0_MDI2+	A7	MDI[0]+/-	B1_DA+/-	TX+/-	TX+/-			
GBE0_MDI2- GBE0_MDI3+	A6 A3	MDI[1]+/-	B1_DB+/-	RX+/-	RX+/-			
GBE0_MDI3-	A2	MDI[2]+/-	B1_DC+/-			]		
		MDI[3]+/-	B1_DD+/-					
GBE0_ACT#	B2	Gigabit Etherne	t Controller 0 activity ir	ndicator, active low		OD 3.3 V		
GBE0_LINK# 1, 2	A8	Gigabit Etherne	t Controller 0 link indic	ator, active low		OD 3.3 V		
GBE0_LINK100# <sup>2</sup>	A4	Gigabit Etherne	t Controller 0 100 Mbp	s link indicator, activ	e low	OD 3.3 V		
GBE0_LINK1000# <sup>2</sup>	A5	Gigabit Etherne	t Controller 0 1000 Mb	ps link indicator, act	ive low	OD 3.3 V		
GBE0_CTREF	A14		ge for Carrier Board Et			REF		Not connected
			oltage is determined b					
			ow as 0 V and as high a					
		shall be current	limited on the module	. In the case in which	n the reference is			
		shorted to groui	nd, the current shall be	limited to 250 mA o	or less.			
GBE0_SDP	A49	Gigabit Etherne	t Controller 0 Software	-Definable Pin. Can	also be used for	I/O		Signal is provided by the Intel i226
		IEEE1588 suppo	ort such as a 1 pps sign	al.				controller



<sup>&</sup>lt;sup>1.</sup> The GBE0\_LINK# output is not active during a 10 Mb connection. It is only active during a 100 Mb or 1 Gb connection. This is a limitation of Ethernet Phy since it only has 3 LED outputs—ACT#, LINK100# and LINK1000#.

<sup>&</sup>lt;sup>2.</sup> The GBE0\_LINK# signal is a logic AND of the GBE0\_LINK100# and GBE0\_LINK1000# signals on the conga-TC570r module.

Table 27 High Definition Audio Link Signals Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
HDA_RST# <sup>2</sup>	A30	Reset output to codec; active low	O 3.3 V		
HDA_SYNC <sup>2</sup>	A29	Sample-synchronization signal to the codec(s)	O 3.3 V		
HDA_BITCLK <sup>2</sup>	A32	Serial data clock generated by the external codec(s)	O 3.3 V		
HDA_SDOUT 1, 2	A33	Serial TDM data output to the codec	O 3.3 V		Bootstrap signal (see note below)
HDA_SDIN[1:0] <sup>1</sup>	B29-B30	Serial TDM data inputs from up to three codecs	I 3.3 V		Bootstrap signal (see note below) HDA_SDIN2 (pin B28) is not connected



- <sup>1.</sup> This signal has special functionality during the reset process. It may bootstrap some basic important functions of the module. For more information refer to section 8.2 "Bootstrap Signals".
- <sup>2.</sup> AC'97 codecs are not supported.

Table 28 LPC Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
LPC_AD[0:3]	B4-B7	PC Mode: LPC multiplexed address, command and data bus		PU 20 KΩ 3.3 V	
LPC_FRAME#	В3	LPC Mode: LPC Frame indicates the start of a LPC cycle	O 3.3 V		
LPC_CLK	B10	LPC Mode: LPC clock output, 33MHz	O 3.3 V		
LPC_DRQ[0:1]#	B8	LPC Mode: LPC serial DMA request	13.3 V	PU 10 KΩ 3.3 V	
LPC_SERIRQ	A50	LPC Mode: LPC serial interrupt	I/O 3.3 V	PU 10 KΩ 3.3 V	
SUS_STAT#	B18	LPC Mode: Indicates imminent suspend operation. It is used to notify LPC devices that a low power state will be entered soon. LPC devices may need to preserve memory or isolate outputs during the low power state.	O 3.3 V		
ESPI_EN# <sup>1,</sup>	B47	This signal is used by the carrier to indicate the operating mode of the LPC/eSPI bus. If left unconnected on the carrier, LPC mode (default) is selected. If pulled to GND on the carrier, eSPI mode is selected. This signal is pulled to a logic high on the module through a resistor. The carrier should only float this line or pull it low.	I		Not connected



<sup>&</sup>lt;sup>1.</sup> The conga-TC570r does not support ESPI mode.



Table 29 SPI BIOS Flash Interface Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
SPI_CS#	B97	Chip select for Carrier Board SPI BIOS Flash	O 3.3 VSB		Carrier shall pull to SPI_POWER when
					external SPI is provided but not used
SPI_MISO 1	A92	Data in to module from carrier board SPI BIOS flash	I 3.3 VSB		
SPI_MOSI 1	A95	Data out from module to carrier board SPI BIOS flash	O 3.3 VSB	PU 4K75	SPI_MOSI is a bootstrap signal (see note
				3.3 VSB	below)
SPI_CLK	A94	Clock from module to carrier board SPI BIOS flash	O 3.3 VSB		
SPI_POWER	A91	Power source for carrier board SPI BIOS flash. SPI_POWER shall be used to power	3.3 VSB		
		SPI BIOS flash on the carrier only.			
BIOS_DIS0#	A34	Selection strap to determine the BIOS boot device	I 3.3 VSB	PU 10 KΩ	Carrier shall be left as no-connect
				3.3 VSB	
BIOS_DIS1#	B88	Selection strap to determine the BIOS boot device. Refer to table 4.13 of the COM	I 3.3 VSB	PU 10 KΩ	Carrier shall be left as no-connect
		Express Module Base Specification 3.0 for strapping options of BIOS disable signals		3.3 VSB	



<sup>&</sup>lt;sup>1</sup> These signals have special functionality during the reset process. They may bootstrap some basic important functions of the module. For more information refer to section 8.2 "Bootstrap Signals".

Table 30 Miscellaneous Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
I2C_CK	B33	General purpose I <sup>2</sup> C port clock output/input	I/O 3.3 V	PU 2K2 3.3 VSB	
I2C_DAT	B34	General purpose I <sup>2</sup> C port data I/O line	I/O 3.3 V	PU 2K2 3.3 VSB	
SPKR <sup>1</sup>	B32	Output for audio enunciator, the "speaker" in PC-AT systems	O 3.3 V		Bootstrap signal (see note below)
WDT	B27	Output indicating that a watchdog time-out event has occurred	O 3.3 V	PD 100 KΩ	
FAN_PWMOUT <sup>2</sup>	B101	Fan speed control. Uses the Pulse Width Modulation (PWM) technique to control	O OD		
		the fan's RPM	3.3 V		
FAN_TACHIN <sup>2</sup>	B102	Fan tachometer input	IOD	PU 47K5 3.3 V	Requires a fan with a two pulse output
TPM_PP	A96	Physical Presence pin of Trusted Platform Module (TPM). Active high. TPM chip has	1 3.3 V	PD 1 ΚΩ	
		an internal pull-down. This signal is used to indicate Physical Presence to the TPM.			



- <sup>1.</sup> This signal has special functionality during the reset process. It may bootstrap some basic important functions of the module. For more information refer to section 8.2 "Bootstrap Signals".
- <sup>2.</sup> Pins are protected on the module by a series schotty diode. Therefore, pull-down resistor is required on the carrier board for proper logic level.

Table 31 General Purpose I/O Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
GPO0	A93	General purpose output pins.	O 3.3 V		
GPO1	B54	General purpose output pins.	O 3.3 V		
GPO2	B57	General purpose output pins.	O 3.3 V		
GPO3	B63	General purpose output pins.	O 3.3 V		
GPI0	A54	General purpose input pins. Pulled high internally on the module.	I 3.3 V	PU 10KΩ 3.3 V	
GPI1	A63	General purpose input pins. Pulled high internally on the module.	I 3.3 V	PU 10KΩ 3.3 V	
GPI2	A67	General purpose input pins. Pulled high internally on the module.	1 3.3 V	PU 10KΩ 3.3 V	
GPI3	A85	General purpose input pins. Pulled high internally on the module.	I 3.3 V	PU 10KΩ 3.3 V	



The conga-TC570r does not support SDIO.

Table 32 Power and System Management Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
PWRBTN#	B12	Power button to bring system out of S5 (soft off), active on falling edge.  Note: For proper detection, assert a pulse width of at least 16 ms	I 3.3 VSB	PU 100 kΩ 3.3 VSB	
SYS_RESET#	B49	Reset button input. Active low input. Edge triggered. System will not be held in hardware reset while this input is kept low.  Note: For proper detection, assert a pulse width of at least 16 ms.	I 3.3 VSB	PU 10 kΩ 3.3 VSB	
CB_RESET#	B50	Reset output from module to Carrier Board. Active low. Issued by module chipset and may result from a low SYS_RESET# input, a low PWR_OK input, a VCC_12V power input that falls below the minimum specification, a watchdog timeout, or may be initiated by the module software.	O 3.3 V	PD 100 kΩ	
PWR_OK	B24	Power OK from main power supply. A high value indicates that the power is good.	I 3.3 V		Set by resistor divider to accept 3.3V
SUS_STAT#	B18	Indicates imminent suspend operation; used to notify LPC devices.	O 3.3 VSB		
SUS_S3#	A15	Indicates system is in Suspend to RAM state. Active-low output. An inverted copy of SUS_S3# on the carrier board (also known as "PS_ON") may be used to enable the non-standby power on a typical ATX power supply.	O 3.3 VSB		
SUS_S4#	A18	Indicates system is in Suspend to Disk state. Active low output.	O 3.3 VSB		Not supported
SUS_S5#	A24	Indicates system is in Soft Off state.	O 3.3 VSB		
WAKE0#	B66	PCI Express wake up signal.	1 3.3 VSB	PU 1 kΩ 3.3 VSB	
WAKE1#	B67	General purpose wake up signal. May be used to implement wake-up on PS/2 keyboard or mouse activity.	I 3.3 VSB	PU 10 kΩ 3.3 VSB	
BATLOW#	A27	Battery low input. This signal may be driven low by external circuitry to signal that the system battery is low, or may be used to signal some other external power-management event.	I 3.3 VSB	PU 10 kΩ 3.3 VSB	

64/73



Signal	Pin #	Description	I/O	PU/PD	Comment
LID#	A103	Lid button. Used by the ACPI operating system for a LID switch.	I OD 3.3 V	PU 10 kΩ 3.3 VSB	
		Note: For proper detection, assert a pulse width of at least 16 ms.			
SLEEP#	B103	Sleep button. Used by the ACPI operating system to bring the system to sleep state or to wake it	I OD 3.3 V	PU 100 kΩ 3.3 VSB	
		up again.			
		Note: For proper detection, assert a pulse width of at least 16 ms.			

### Table 33 Rapid Shutdown Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
RAPID_SHUTDOWN		Trigger for Rapid Shutdown. Must be driven to 5V though a <=50 ohm source	I 3.3 V		Not supported
		impedance for ≥ 20 µs.			



The conga-TC570r does not support Rapid Shutdown.

Table 34 Thermal Protection Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
THRM#	B35	Input from off-module temp sensor indicating an over-temp situation	13.3 V	PU 10 kΩ 3.3 V	
THRMTRIP#	A35	Active low output indicating that the CPU has entered thermal shutdown	O 3.3 V	PU 10 kΩ 3.3 V	

Table 35 SMBus Signal Description

Signal	Pin #	Description	I/O	PU/PD	Comment
SMB_CK	B13	System Management Bus bidirectional clock line	I/O 3.3 VSB	PU 100 kΩ 3.3 VSB	
SMB_DAT#	B14	System Management Bus bidirectional data line	I/O OD 3.3 VSB	PU 100 kΩ 3.3 VSB	
SMB_ALERT#	B15	System Management Bus Alert – active low input can be used to generate an	I 3.3 VSB	PU 100 kΩ 3.3 VSB	
		SMI# (System Management Interrupt) or to wake the system.			



Table 36 General Purpose Serial Interface Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
SERO_TX <sup>1</sup>	A98	General purpose serial port transmitter	O 3.3 V		This pin is protected on the module by a series schotty diode. Pulldown resistor is therefore required on the carrier for proper logic level.
SER1_TX <sup>1</sup>	A101	General purpose serial port transmitter	O 3.3 V		
SERO_RX 1	A99	General purpose serial port receiver	13.3 V	PU 47K5 3.3 V	
SER1_RX <sup>1</sup>	A102	General purpose serial port receiver	I 3.3 V	PU 47K5 3.3 V	



<sup>&</sup>lt;sup>1.</sup> Pins are protected on the module by a series schotty diode. Therefore, pull-down resistor is required on the carrier board for proper logic level.

Table 37 Module Type Definition Signal Description

Signal	Pin #	Description	l			I/O	Comment
TYPE0# TYPE1# TYPE2#	C54 C57 D57	The TYPE pins indicate to the carrier board the pinout type that is implemented on the module.  The pins are tied on the module to either ground (GND) or are no-connects (NC). For pinout Type 1, these pins are don't care (X).					TYPE[0:2]# signals are available on all modules following the Type 2-6 Pinout standard.  The conga-TC570r is based on the
		TYPE2#	TYPE1#	TYPE0#			COM Express Type 6 pinout therefore the pins 0 and 1 are not connected
		X NC NC NC NC NC GND	X NC NC GND GND NC	X NC GND NC GND NC	Pinout Type 1 Pinout Type 2 Pinout Type 3 (no IDE) Pinout Type 4 (no PCI) Pinout Type 5 (no IDE, no PCI) Pinout Type 6 (no IDE, no PCI)		and pin 2 is connected to GND.
		pins and keep an incompatib	s power off (e.g de le module pin-out	ent combinatorial lo activates the ATX_C type is detected. implement a fault ir			



Signal	Pin #	Description		I/O	Comment
TYPE10#	A97	Dual use pin. Indicates to the carrier board that a Type Indicates to the carrier that a Rev. 1.0/2.0		PDS	Not connected to indicate "Pinout R2.0".
		TYPE10#			
		PD Pir 12V res	nout R2.0 nout Type 10 pull down to ground with 4.7k esistor nout R1.0		
		This pin is reclaimed from VCC_12V pool. VCC_12V pins.			
		In R2.0 this pin is defined as a no-connect module by the presence of 12 V on this pi pin. Type 10 modules shall pull this pin to	in. R2.0 module Types 1-6 will no-connect this		

Table 38 Power and GND Signal Descriptions

Signal	Pin #	Description	I/O	PU/PD	Comment
VCC_12V	A104-A109 B104-B109 C104-C109 D104-D109	Primary power input: +12V nominal. All available VCC_12V pins on the connector(s) shall be used.	Р		
VCC_5V_SBY	B84-B87	Standby power input: +5.0V nominal. If VCC5_SBY is used, all available VCC_5V_SBY pins on the connector(s) shall be used. Only used for standby and suspend functions. May be left unconnected if these functions are not used in the system design.	Р		
VCC_RTC	A47	Real-time clock circuit-power input. Nominally +3.0V.	Р		
GND	A1, A11, A21, A31, A41, A51, A57, A60, A66, A70, A80, A90, A100, A110, B1, B11, B21, B31, B41, B51, B60, B70, B80, B90, B100, B110 C1, C2, C5, C8, C11, C14, C21, C31, C41, C51, C60, C70, C73, C76, C80, C84, C87, C90, C93, C96, C100, C103, C110, D1, D2, D5, D8, D11, D14, D21, D31, D41, D51, D60, D67, D70, D73, D76, D80, D84, D87, D90, D93, D96, D100, D103, D110	Ground: DC power and signal and AC signal return path. All available GND connector pins shall be used and tied to Carrier Board GND plane.	P		

## 8.2 Bootstrap Signals

Table 39 Bootstrap Signal Descriptions

Signal	Pin #	Description of Bootstrap Signal	I/O	PU/PD	Comment
HDA_SDOUT	A33	High Definition Audio Serial Data Output	O 3.3 VSB		
SPKR	B32	Output for audio enunciator, the "speaker" in PC-AT systems	O 3.3 V		
SPI_MOSI	A95	Data out from module to carrier board SPI BIOS flash	O 3.3 VSB	PU 4K75 3.3 VSB	
SMB_ALERT#	B15	System Management Bus Alert – active low input can be used to generate an SMI# (System Management Interrupt) or to wake the system	I 3.3 VSB	PU 100 kΩ 3.3 VSB	
BIOS_DISO#	A34	Selection strap to determine the BIOS boot device	I 3.3 VSB	PU 10 kΩ 3.3 VSB	
BIOS_DIS1#	B88	Selection strap to determine the BIOS boot device	I 3.3 VSB	PU 10 kΩ 3.3 VSB	
DDI1_CTRLDATA_AUX-	D16	Multiplexed with DP1_AUX- and HDMI1_CTRLDATA		PU 100 kΩ 3.3 V	
DP1_AUX-		DP AUX- function if DDI1_DDC_AUX_SEL is no connect	I/O PCIE		
HDMI1_CTRLDATA		HDMI/DVI I2C CTRLDATA if DDI1_DDC_AUX_SEL is pulled high	I/O OD 3.3 V		
DDI2_CTRLDATA_AUX-	C33	Multiplexed with DP2_AUX- and HDMI2_CTRLDATA		PU 100 kΩ 3.3 V	
DP2_AUX-		DP AUX- function if DDI2_DDC_AUX_SEL is no connect	I/O PCIE		
HDMI2_CTRLDATA		HDMI/DVI I2C CTRLDATA if DDI2_DDC_AUX_SEL is pulled high	I/O OD 3.3 V		
DDI3_CTRLDATA_AUX-	C37	Multiplexed with DP3_AUX- and HDMI3_CTRLDATA		PU 100 kΩ 3.3 V	
DP3_AUX-		DP AUX- function if DDI3_DDC_AUX_SEL is no connect	I/O PCIE		
HDMI3_CTRLDATA		HDMI/DVI I2C CTRLDATA if DDI3_DDC_AUX_SEL is pulled high	I/O OD 3.3 V		



#### Caution

- 1. The signals listed in the table above are used as chipset configuration straps during system reset. In this condition (during reset), they are inputs that are pulled to the correct state by either COM Express™ internally implemented resistors or chipset internally implemented resistors that are located on the module.
- 2. No external DC loads or external pull-up or pull-down resistors should change the configuration of the signals listed in the above table. External resistors may override the internal strap states and cause the COM Express™ module to malfunction and/or cause irreparable damage to the module.

# 9 System Resources

## 9.1 I/O Address Assignment

The I/O address assignment of the conga-TC570r module is functionally identical with a standard PC/AT.



The BIOS assigns PCI and PCI Express I/O resources from FFF0h downwards. Non PnP/PCI/PCI Express compliant devices must not consume I/O resources in that area.

#### 9.1.1 LPC Bus

On the conga-TC570r the PCI Express Bus acts as the subtractive decoding agent. All I/O cycles that are not positively decoded are forwarded to the PCI Bus not the ESPI or LPC Bus. Only specified I/O ranges are forwarded to the ESPI/LPC Bus. In the congatec Embedded BIOS the following I/O address ranges are sent to the ESPI/LPC Bus:

2Eh – 2Fh
4Eh – 4Fh
60h, 64h

8Ch – 8Dh (consumed internally by ESPI to LPC bridge)
A00h – A1Fh
E00h - EFFh (always used internally)

Parts of these ranges are not available if a Super I/O is used on the carrier board. If a Super I/O is not implemented on the carrier board, then these ranges are available for customer use. If you require additional LPC Bus resources other than those mentioned above, or need more information about this subject, contact congatec technical support for assistance.



# 9.2 PCI Configuration Space Map

Bus Number	Device Number	Function Number	Description
(hex)	(hex)	(hex)	
00h	00h	00h	Host and DRAM Controller
00h	02h	00h	Integrated Graphics Device
00h	04h	00h	Dynamic Tuning Technology
00h	06h	00h	PEG60
00h	08h	00h	Gaussian Mixture Model and Neural Network Accelerator
00h	12h	00h	Thermal Subsystem
00h	0Ah	00h	Crash-log SRAM
00h	0Ah	05h	Host Bridge PCIE
00h	14h	00h	USB 3.0 xHCl Controller
00h	14h	02h	RAM Controller
00h ( Note1)	16h	00h	Management Engine (ME) Interface 1
00h ( Note1)	16h	01h	Intel ME Interface 2
00h ( Note1)	16h	02h	ME IDE Redirection (IDE-R) Interface
00h ( Note1)	16h	03h	ME Keyboard and Text (KT) Redirection
00h ( Note1)	16h	04h	Intel ME Interface 3
00h ( Note1)	16h	05h	Intel ME Interface 4
00h	17h	00h	SATA Controller
00h	1Ch	00h	Not connected (PCI Express Root Port)
00h (Note2)	1Ch	04h	PCI Express Root Port 5
00h (Note2)	1Ch	05h	PCI Express Root Port 6
00h (Note2)	1Ch	06h	PCI Express Root Port 7
00h (Note2)	1Ch	07h	PCI Express Root Port 8
00h (Note2)	1Dh	00h	PCI Express Root Port 9 connected to Ethernet controller
00h (Note2)	1Dh	01h	PCI Express Root Port 10
00h (Note2)	1Dh	04h	PCI Express Root Port 13
00h (Note2)	1Dh	03h	PCI Express Root Port 12
00h (Note2)	1Dh	02h	PCI Express Root Port 11
00h (Note2)	1Ch	02h	PCI Express Root Port 3
00h	1Fh	00h	PCI to ESPI Bridge
00h	1Fh	03h	Intel® High Definition Audio
00h	1Fh	04h	SMBus Controller
00h	1Fh	05h	SPI Flash Controller
01h (Note3)	00h	00h	PCIe Device connected to PEG Root Port 6:0
02h (Note3)	00h	00h	PCIe Device inserted in PCI Express Port 7
03h (Note3)	00h	00h	PCIe Device inserted in PCI Express Port 0
04h (Note3)	00h	00h	PCIe Device inserted in PCI Express Port 1
05h (Note3)	00h	00h	PCIe Device inserted in PCI Express Port 2



70/73

06h (Note3)	00h	00h	PCIe Device inserted in PCI Express Port 3
07h (Note3)	00h	00h	Intel Ethernet controller 1226
08h (Note3)	00h	00h	PCIe Device inserted in PCI Express Port 4
09h (Note3)	00h	00h	PCIe Device inserted in PCI Express Port 5
0Ah (Note3)	00h	00h	PCIe Device inserted in PCI Express Port 6



- 1. In the standard configuration, the Intel Management Engine (ME) related devices are partly present or not present at all.
- 2. The PCI Express ports are visible only if a device is attached to the PCI Express slot on the carrier board.
- 3. The table represents a case when a single function PCI/PCIe device is connected to all possible slots on the carrier board. The given bus numbers will change based on actual hardware configuration.



Internal PCI devices not connected to the conga-TC570r are not listed.

#### 9.3 I<sup>2</sup>C

Onboard resources are not connected to the I<sup>2</sup>C bus. Address 16h is reserved for congatec Battery Management solutions.

### 9.4 SMBus

The SMBus signals are connected to the Intel® chipset. The SMBus is not intended to be used by off-board non-system management devices. For more information about this subject contact congatec technical support.



# 10 BIOS Setup Description

The BIOS setup description of the conga-TC570r can be viewed without having access to the module. However, access to the restricted area of the congatec website is required in order to download the necessary tool (CgMlfViewer) and Menu Layout File (MLF).

The MLF contains the BIOS setup description of a particular BIOS revision. The MLF can be viewed with the CgMlfViewer tool. This tool offers a search function to quickly check for supported BIOS features. It also shows where each feature can be found in the BIOS setup menu.

For more information, read the application note "AN42 - BIOS Setup Description" available at www.congatec.com.



If you do not have access to the restricted area of the congatec website, contact your local congatec sales representative.

## 10.1 Navigating the BIOS Setup Menu

The BIOS setup menu shows the features and options supported in the congatec BIOS. To access and navigate the BIOS setup menu, press the <DEL> or <F2> key during POST. The right frame displays the key legend. Above the key legend is an area reserved for text messages. These text messages explain the options and the possible impacts when changing the selected option in the left frame.

#### 10.2 BIOS Versions

The BIOS displays the BIOS project name and the revision code during POST, and on the main setup screen. The initial production BIOS for conga-TC570r is identified as BVTLR1xx or BUTLR1xx, where:

- R is the identifier for a BIOS ROM file,
- 1 is the so called feature number and
- xx is the major and minor revision number.

The binary size for BVTL and BUTL is 32 MB.



## 10.3 Updating the BIOS

BIOS updates are recommeded to correct platform issues or enhance the feature set of the module. The conga-TC570r features a congatec/AMI AptioEFI firmware on an onboard flash ROM chip. You can update the firmware with the congatec System Utility. The utility has five versions—UEFI shell, DOS based command line<sup>1</sup>, Win32 command line, Win32 GUI, and Linux version.

For more information about "Updating the BIOS" refer to the user's guide for the congatec System Utility "CGUTLm1x.pdf" on the congatec website at www.congatec.com.



Deprecated



#### Caution

The DOS command line tool is not officially supported by congatec and therefore not recommended for critical tasks such as firmware updates. We recommend to use only the UEFI shell for critical updates.

### 10.3.1 Update from External Flash

For instructions on how to update the BIOS from external flash, refer to the AN7\_External\_BIOS\_Update.pdf application note on the congatec website at http://www.congatec.com.

## 10.4 Supported Flash Devices

The conga-TC570r supports:

• Winbond W25R256JVEIQ (32 MB)

The flash device can be used on the carrier board to support external BIOS. For more information about external BIOS support, refer to the Application Note "AN7\_External\_BIOS\_Update.pdf" on the congatec website at http://www.congatec.com.

